Copyright © 1978, by the author(s).
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

# THE SIMULATION OF LARGE-SCALE INTEGRATED CIRCUITS 

by

## A. R. Newton

Memorandum No. UCB/ERL M78/52
July 1978

# THE SIMULATION OF LARGE-SCALE INTEGRATED CIRCUITS 

by
A. Richard Newton

Memorandum No. UCB/ERL M78/52
July 1978

ELECTRONICS RESEARCH LABORATORY

College of Engineering
University of California, Berkeley
94720


#### Abstract

Electronic circuit simulation programs can accurately predict voltage and current waveforms for small integrated circuits but as the size of the circuit increases, e.g. for Large-Scale Integrated (LSI) Circuits involving more than 10000 devices, the cost and memory requirements of such analyses become prohibitive.

Logic simulators can be used for LSI digital circuit evaluation and design if only first-order timing information based on user-specified logic gate delays is required. If voltage waveforms and calculated delays are important, a timing simulator may be used. In many circuits, however, there are critical paths or analog circuit blocks where more accurate circuit analysis is necessary.

This dissertation describes the hybrid simulation program SPLICE, developed for the analysis and design of LSI Metal-Oxide-Semiconductor (MOS) circuits. SPLICE allows the designer to choose the form of analysis best suited to each part of the circuit and logic, timing and circuit analyses are performed concurrently. The use of an event scheduling algorithm and selective-trace analysis allows the program to take advantage of the relatively low activity of LSI circuits to reduce the cost of the simulation.

SPLICE is between one and three orders of magnitude faster than a circuit simulation program, for comparable analysis accuracy, and requires less than ten percent of the data storage used in a circuit analysis. SPLICE is written in FORTRAN and is approximately 8000 statements long.

The algorithms and data structures used in SPLICE are described and a number of example simulations are included.


## Acknowledgements

The author wishes to express his sincere appreciation to Prof. D. O. Pederson for his continuing guidance and encouragement. He also gratefully acknowledges numerous helpful discussions with, and assistance in examples and programming by, G. R. Boyle, E. Cohen, J. Crawford, M-Y. Hsueh, L. Scheffer and the members of the Integrated Circuits Group at the University of California, Berkeley.

Support received from Corporate Engineering, Hewlett Packard, and in particular the encouragement provided by M. Brooksby and R. Smith, is gratefully acknowledged.

The author wishes to thank his parents, Bette and Rodger, for their support and encouragement throughout the course of this work.

## TABLE OF CONTENTS

CHAPTER 1: INTRODUCTION ..... 1
CHAPTER 2: THE LSI CIRCUIT SIMULATION PROBLEM ..... 5
2.1 Introduction ..... 5
2.2 The LSI Design Process ..... 7
2.3 Analysis Techniques ..... 8
2.3.1 Introduction ..... 8
2.3.2 Circuit Analysis ..... 9
2.3.3 Timing Analysis ..... 12
2.3.4 Logic Analysis ..... 17
2.4 Hybrid Analysis ..... 20
CHAPTER 3: ALGORITHMS FOR CIRCUIT, TIMING AND LOGIC ANALYSIS ..... 23
3.1 Introduction ..... 23
3.2 Circuit Analysis ..... 23
3.2.1 Introduction ..... 24
3.2.2 Table Models ..... 24
3.2.3 Nonlinear Circuit Tearing ..... 25
3.3 Timing Analysis ..... 29
3.3.1 Introduction ..... 29
3.3.2 Equation Decoupling ..... 30
3.3.3 Single Iteration ..... 32
3.3.4 Stability ..... 33
3.4 Logic Analysis ..... 34
CHAPTER 4: HYBRID ANALYSIS AND SPLICE ..... 37
4.1 Introduction ..... 37
4.2 The Event Scheduler ..... 39
4.2.1 Basic Concepts ..... 39
4.2.2 Data Structure of Elements and Nodes ..... 40
4.2.3 Data Structure of the Time Queue ..... 42
4.2.4 Scheduler Operation ..... 43
4.3 Logic Analysis ..... 44
4.4 Timing Analysis ..... 45
4.5 Circuit Analysis ..... 47
4.6 The Hybrid Interface ..... 47
4.6.1 The Thresholder ..... 48
4.6.2 Logic-to-Circuit Conversion ..... 48
CHAPTER 5: THE SPLICE PROGRAM ..... 49
5.1 Introduction ..... 49
5.2 The Input Processor ..... 50
5.3 Setup and Analysis ..... 50
5.3.1 Introduction ..... 50
5.3.2 The Setup Phase ..... 51
5.3.3 The Analysis Phase ..... 53
5.4 The Output Processor ..... 53
CHAPTER 6: PROGRAM PERFORMANCE ..... 54
6.1 Introduction ..... 54
6.2 The Binary-to-Hexidecimal Decoder ..... 54
6.2.1 Timing Analysis ..... 54
6.2.2 Hyorid Analysis ..... 55
6.3 The 256 -by-1 bit Dymamic RAM ..... 57
6.4 The Digital Filter ..... 58
CHAPTER 7: CONCLUSIONS ..... 60
APPENDIX 1: A Table Model for an MOS Transistor ..... A1.1
APPENDIX 2: Floating Capacitors in Timing Analysis ..... A2.1
APPENDIX 3: SPLICE Input Elements ..... A3.1
appendix 4: Input Processor Data Structure ..... A4.1
APPENDIX 5: Setup and Analysis Data Structures ..... A5.1
APPENDIX 6: Output Processor Data Structure ..... A6.1
APPENDIX 7: Input Data for Example Circuits ..... A7.1
APPENDIX 8: MOTIS-C: A New Circuit Simulator for MOS LSI Circuits A8.1
APPENDIX 9: Analysis Time, Accuracy and Memory
Requirement Tradeoffs in SPICE2 ..... A9.1
APPENDIX 10: A Simulation Program with Large-Scale Integrated Circuit Emphasis ..... A10.1
APPENDIX 11: Program Listing of SPLICE. ..... A11.1
REFERENCES: ..... R. 1

## CHAPTER 1

## INTRODUCTION

A number of simulation techniques are available for the analysis of electronic circuits. For small circuits where analog voltage levels are critical to circuit performance, or where tightly coupled feedback loops exist, a circuit simulator such as SPICE2 [1] can accurately predict circuit performance. As the size of the circuit increases, the cost and memory requirements of such an analysis become prohibitive.

Large-scale integrated (LSI) circuits can contain over 10000 transistors. Consider the analysis of a circuit containing 10000 Metal-Oxide-Semiconductor (MOS) transistors, for 1000 ns of simulation time on an IBM $370 / 168$ computer. If the circuit simulation program SPICE2 were used and computer time cost $\$ 1000 /$ hour, the cost of such a simulation would exceed $\$ 30000$ (App. 9). For most circuits, a number of simulations are required before the design is completed.

For circuits where verification of the logical operation of the circuit and only first-order timing information is sufficient, a logic simulator [2]-[6] may be used. Logic simulators provide a discrete "on/off" analysis for digital circuits and, because of the simplifications made during the simulation, can analyze circuits containing over 10000 logic gates. If dynamic charge-storage effects or bilateral circuit elements are important, or if a waveform analysis is required and the expense of a circuit simulation is not justified, a timing simulator can be used [7], (App. 8). Timing simulation is a simplified form of circuit simulation which takes advantage
of the properties of digital circuits to reduce the simulation time. Fortunately, a large portion of a typical large scale integrated circuit is digital in nature. For this reason, simplifications can be made in the analysis which greatly increase execution speed yet provide adequate information about circuit performance.

A comparison of circuit, timing and logic analysis programs for the analysis of the same problem on the same computer [9] has shown the timing simulator MOTIS-C (App. 8) to be typically two orders of magnitude faster than SPICE2, and the logic simulator SALOGS-3 [2] to be three orders of magnitude faster than SPICE2.

It is evident that for the analysis of large digital systems which contain tightly coupled circuit blocks or critical paths, a simulator is required which will combine the accuracy of circuit simulation (for critical parts of the network) with the speed and memory-saving advantages of timing and logic simulation for the remainder of the circuit [10]. At the same time, techniques must be used which can take advantage of the relatively low circuit activity of LSI circuits. If only those portions of the circuit which are active at any time are analyzed by the simulator, substantial time savings can be achieved.

This dissertation describes the hybrid analysis program SPLICE (Simulation Program with Large-scale Integrated Circuit Emphasis), which allows concurrent circuit, timing and logic analyses of various parts of the same integrated circuit. Each part of the circuit is partitioned by the user from the rest of the network and hence need only be simulated when it is active.

SPLICE has achieved speed advantages of from one to three orders of magnitude over circuit simulator SPICE2 and requires from one to ten percent of the
memory used by SPICE2. The circuit designer may choose the form of analysis (circuit, timing or logic) suitable for each part of the circuit to be simulated.

Chapter 2 introduces the LSI circuit design problem and describes briefly the techniques used today for the analysis of electronic circuits. These techniques include circuit, timing and logic analysis. The hybrid analysis program DIANA, developed by Arnout and DeMan [10] is also described.

The algorithms used in circuit, timing and logic analysis programs are described in Chapter 3 and Chapter 4 describes the algorithms used in program SPLICE. In particular, the techniques used for exploiting the low circuit activity of typical LSI circuits and the interface between the various forms of analysis are presented. The use of an event-scheduler, similar to that used in a logic simulator, for the control of circuit, timing and logic analyses is also described.

Chapter 5 describes the program structure of SPLICE and the data structures used during the analysis. These data structures are critical for the efficient operation of the program.

A number of example simulations are included in Chapter 6. These examples include a 256-by-1 bit dynamic RAM circuit, which combines circuit, timing and logic analyses in the same simulation, and a 700 MOS transistor timing analysis performed on an integrated digital filter which has subsequently been fabricated for use in an electronic instrument. The latter example illustrates how relatively low circuit activity is exploited to enhance the speed of the simulation.

In the final chapter, a summary of program performance is presented and areas for future work are described.

There are eleven appendices. The first two appendices contain some details of timing analysis, appendices three to six contain a description of the data structures used in program SPLICE and appendix seven contains the input to SPLICE for the examples of Chap. 6. Copies of three papers which describe earlier work in this area are included in appendices eight to ten and appendix eleven contains a listing of program SPLICE.

## CHAPTER 2

## THE LSI CIRCUIT SIMULATION PROBLEM

### 2.1. Introduction

Circuit simulators, such as SPICE2 [1],[11], SCEPTRE [12] and ASTAP [13], have proved effective for the analysis of small circuit blocks (less than 100 active devices) by providing accurate voltage and current waveforms. Today's large-scale integrated circuits contain over 10000 active devices. The application of such simulators to circuits of more than 1000 active devices is often not cost-effective or is beyond available computer resources, as brought out in a later example.

Logic simulators provide a discrete "on/off" analysis of the circuit under test. By the use of simple gate-level models and Boolean arithmetic, logic simulators such as SALOGS-4 [3], F-LOGIC [4], CC-TEGAS3 [5], and LOGCAP [6] are capable of economically analyzing systems containing the equivalent of over 100000 active devices. The simplicity of the models used in logic simulation and the relatively small number of discrete signal levels available in logic simulators, only a firstorder timing analysis for design verification can be provided. Due to the simplicity of the signal representation, however, logic simulators can generate and validate the test patterns used in digital circuit testers and simulate the effect of a variety of circuit faults.

A simplified form of circuit analysis called timing simulation [7] has been developed recently and its performance lies between circuit and logic analyses. Timing simulators [7], (App. 8), [14] take advantage of the properties of digital
networks to simplify both the active device models and the arithmetic required for the analysis. Between one and three orders of magnitude computational speed improvement over circuit simulation have been obtained using timing simulation. The actual speedup depends on both the type of circuit being analyzed and the level of model complexity used by the program, as described later in this chapter.

In the remainder of this chapter the LSI design process is introduced and the importance of modularity and regularity in both the circuit design and the circuit analysis are explained. The concepts behind circuit, timing and logic analysis are also presented while the details of specific algorithms are included in Chap. 3.

A speed comparison of different simulators, running on the same computer, analyzing the binary-to-octal decoder circuit of Fig. 2.1, is presented in Table 2.1. The circuit simulation was performed using SPICE2, timing simulation with program MOTIS-C (App. 8) and SALOGS-3 [2] was used for the logic simulation. This table illustrates that timing simulation can be two orders of magnitude faster than circuit simulation and logic analysis can be as much as three orders of magnitude faster than circuit analysis on the same computer.

There are many LSI circuits where a logic simulation alone cannot accurately predict circuit performance. For the design of a Random Access Memory (RAM), an accurate circuit level analysis of each sense amplifier and associated storage transistors is required to predict its performance satisfactorily. Integrated circuits which combine digital logic with analog functions such as active filters or analog-to-digital converters also require a circuit-level analysis of the analog circuit blocks. For this reason hybrid analysis programs have been developed. These programs combine circuit, timing and/or logic analysis in a single program and allow the designer to analyze some parts of the circuit with detailed device-level analysis and


Fig. 2.1 Schematic Diagram of the Binary-to-Octal Decoder

|  | Central Processor Time <br> per Print Point <br> (seconds) | Normalized |
| :--- | :---: | :---: |
| CIRCUIT (SPICE2) | 1.3 | 3000 |
| TIMING (MOTIS-C) | 0.0037 | 6 |
| LOGIC | (SALOGS-3) | 0.0006 |

Table 2.1 Analysis Times for the Binary-to-Octal Decoder
sophisticated device models while less critical digital parts of the circuit may be analyzed using timing or logic analysis.

The partitioning of the circuit into analog and digital blocks allows the designer to choose the level of modeling appropriate to each portion of the circuit and hence reduce the total cost of the analysis. The circuit partitioning is also used by the program to take advantage of the relative inactivity of large digital circuits and reduce analysis time even further. The algorithms used to perform these tasks are described in Chap. 3. Programs of this type include DIANA [10] and SPLICE described in Chap. 4 and Chap. 5.

### 2.2. The LSI Design Process

When an integrated circuit contains less than 100 active devices or is of a regular structure, such as a register or Programmable Logic Array (PLA), it is often possible for a single engineer to design the entire circuit. With large circuits containing large blocks of random logic this is no longer the case. The circuit must be partitioned into functionally-independent blocks, each of which may be partitioned further, until each piece of the circuit is small enough to be designed by a single engineer. A block diagram of such a partitioning process is shown in Fig. 2.2. The partitioning process is hierarchical and the circuit often contains regular structures such as RAMs, Read-Only Memories (ROMs), PLAs or shift registers.

As the design progresses the circuit may be verified at each level of complexity. The set of design verification aids corresponding to each level of uesign complexity is shown in Fig. 2.3.

It is often sufficient to perform the detailed and relatively expensive circuit analysis on the separate modules at the lowest level of Fig. 2.2, where the circuit is


Fig.2.2 The Partitioning of a System Design.


Fig. 2.3 The Hierarchy of Design Verification Tools.
described in terms of devices such as MOS transistors. The circuit analysis data is used by the designer to choose an appropriate topology for a logic gate-level description of the circuit block and to determine its parameters. This task may be performed interactively on a minicomputer or suitable intelligent terminal [15]. In this way, as the implementation of the circuit moves up the hierarchical tree of Fig. 2.2, the integrity of the circuit (its connectivity) and accuracy of the signal timing information for the various blocks in the design may be preserved.

The highest level of simulation shown in Fig. 2.3 is the Register Transfer Level (RTL) simulation. An RTL simulator uses the same form of signal description used in a logic simulator but provides higher-level logic models, such as registers, PLAs and Arithmetic Logic Units (ALUs), and higher-level structures such as parallel data buses, where a number of data lines are described as a single, parallel data path, both in the input description and during the analysis.

Note that functional simulation is not included directly in the verification process. Functional simulation is simulation at the algorithmic level and does not depend on the particular design implementation. It is the comparison of the RTL simulation and the original functional-level description of the circuit which finally verifies that the circuit design meets the specifications required by the original algorithmic description of the circuit function. This dissertation is not concerned with functional simulation, as mentioned earlier.

### 2.3. Analysis Techniques

2.3.1. Introduction The detailed analysis of integrated circuits in the time domain requires the solution of a set of first-order, nonlinear ordinary differential equations which describe the circuit and its associated signal sources. In the case of

Nodal Analysis [16], the node voltages may be expressed in compact vector form as

$$
\begin{equation*}
\dot{\mathbf{v}}=\mathbf{f}(\mathbf{v}, \mathrm{t}) \tag{2-1}
\end{equation*}
$$

where $v_{i}, i=1, \ldots, n$ are the node voltages. For MOS circuits, the nonlinear devices include driver transistors, loads and transmission gates and the principle energy storage element is the capacitance at a node. A detailed analysis of circuit performance requires the accurate solution of this set of differential equations.
2.3.2. Circuit Analysis A nodal or modified-nodal [17] circuit analysis program such as SPICE2 solves the initial value problem of Eqn. 2-1 until the successive difference in the computed node voltages between analysis iterations is less than $0.1 \%$. The device models are relatively complex and describe accurately the terminal characteristics of the nonlinear devices which make up the integrated circuit.

In a circuit analysis program the numerical solution of Eqn. 2-1 is performed in two steps. First, the solution time interval T is divided into small time steps where each increment $h$ is called the stepsize. This is shown for a single node in Fig. 2.4. The set of nonlinear algebraic difference equations, derived below, is then solved numerically.

At any time $t_{n}$ where the node voltages are known, the node voltages at time $t_{n+1}$ may be obtained explicitly from those already computed at $t_{n}$ by using a Taylor-series expansion at $t_{n}$. If only the first term of the expansion is used the method is called the Forward-Euler algorithm where

$$
\begin{equation*}
v_{n+1}=v_{n}+h f\left(v_{n}, t_{n}\right) \tag{2-2}
\end{equation*}
$$

Explicit methods such as this require very small values of the timestep $h$ to maintain accuracy and stability [16]. For this reason they are seldom used in circuit


Fig. 2.4 The solution period is partitioned into steps of width h.
simulation programs.
Another way of obtaining the value of the node voltages at $t_{n+1}$ is to use a polynomial approximation to the voltage waveform at each node. In this case the values of the node voltages at previous timepoints are used to predict the value of the voltages at $t_{n+1}$. These predicted voltages at $t_{n+1}$ may then be used to obtain a better approximation for the node voltages at $t_{n+1}$ in a similar manner. This results in an implicit solution method. The two implicit methods of interest here are the first-order Backward-Euler method where

$$
\begin{equation*}
v_{n+1}=v_{n}+h f\left(v_{n+1}, t_{n+1}\right) \tag{2-3}
\end{equation*}
$$

and the second-order Trapezoidal method:

$$
\begin{equation*}
\mathbf{v}_{\mathrm{n}+1}=\mathbf{v}_{\mathrm{n}}+\frac{h}{2}\left[\mathbf{f}\left(\mathbf{v}_{\mathrm{n}+1}, t_{\mathrm{n}+1}\right)+f\left(\mathbf{v}_{\mathrm{n}}, t_{\mathrm{n}}\right)\right] . \tag{2-4}
\end{equation*}
$$

The second part of the circuit analysis concerns the solution of the set of nonlinear algebraic equations which result from the application of the difference methods described above. Eqns. 2-2, 2-3 and 2-4 may each be written in the standard form:

$$
\begin{equation*}
v=V(v) \tag{2-5}
\end{equation*}
$$

where $v$ is the vector of node voltages at $t_{n+1}$. The subscript $n+1$ has been dropped for clarity and is assumed below. The method most commonly used for the solution of Eqn. 2-5 is the Newton-Raphson algorithm [16]. Eqn. 2-5 may now be written in the form

$$
\begin{equation*}
\mathbf{j}(v)=0 \tag{2-6}
\end{equation*}
$$

and assuming an initial choice for the voltages at $t_{n+1}$ of $v^{0}$ then the mth iteration of the Newton-Raphson algorithm may be written as

$$
\begin{equation*}
\mathbf{v}^{m+1}=\mathbf{v}^{m} \cdot\left[J\left(\mathbf{v}^{m}\right)\right]^{-1} \mathbf{j}\left(v^{m}\right) \tag{2-7}
\end{equation*}
$$

where $J\left(\mathbf{v}^{\mathrm{m}}\right)$ is the Jacobian matrix of $\mathbf{j}\left(\mathrm{v}^{\mathrm{m}}\right)$. Eqn. 2-7 then becomes:

$$
\begin{equation*}
J\left(v^{m}\right) \mathbf{v}^{m+1}=J\left(v^{m}\right) v^{m}-j\left(v^{m}\right) \equiv i\left(v^{m}\right) . \tag{2-8}
\end{equation*}
$$

This is the set of linear algebraic equations solved during the circuit analysis.
The flow diagram of a typical circuit analysis program is shown in Fig. 2.5. After an initial choice for the node voltages $v_{0}^{0}$ is made at time $t=0$ (A), the nonlinear device models are evaluated to obtain the matrix entries for both the Jacobian matrix $J\left(v^{m}\right)$ and the right-hand-side equivalent current vector $i\left(v^{m}\right)$ in Eqn. 2-8 above (B). The contributions from linear elements, such as time-invariant capacitors, resistors and voltage and current sources, are also loaded into the matrix at this time. The set of linear equations are then solved using an efficient sparse matrix algorithm [1] (C) and the new voltages are compared to the previous estimate (D). If the process has not converged this loop is repeated until convergence is obtained. Typically 3 to 5 iterations are required per timepoint once the initial solution (at $t=0$ ) has been obtained.

Once convergence is obtained, the error introduced by the Trapezoidal rule approximation is estimated ( E ). This estimation may be done directly, using a Local Truncation Error (LTE) scheme [1], [16], or indirectly by counting the number of iterations required for convergence in the Newton-Raphson loop. For the analysis of linear or weakly-nonlinear circuits the former method must be used. For highly nonlinear circuits (e.g. digital circuits), LTE estimation algorithms are generally too conservative and the iteration count method is far more effective (see App. 9). If the solution at a timepoint is not satisfactory, the timestep is reduced and the locp is repeated until an acceptably small error or number of


Fig. 2.5 Flow Diagram for Circuit Analysis
iterations is obtained. Time is then incremented ( $F$ ) and the entire process is repeated until the requested simulation period is over (G).

Fig. 2.6 shows the percentage of time spent in the major subroutines of program SPICE2 for the analysis of the binary-to-octal decoder circuit of Fig. 2.1. It is evident from this analysis that almost $80 \%$ of the total analysis time is spent in the evaluation of the device model entries for the Jacobian matrix and the right-handside current vector. A large fraction of the remaining time was spent in the evaluation of LTE and the integration of the capacitor currents using the Trapezoidal Rule. Techniques which can be used to reduce these times are described below and in Chap. 3.

### 2.3.3. Timing Analysis Timing analysis [7] is a simplified form of circuit

 analysis which takes advantage of the properties of digital circuits to reduce the simulation time and memory requirements of the analysis. Timing simulators are less accurate than circuit simulators. Node voltages may be as much as $5 \%-10 \%$ in error but the timing information provided by the simulator is within a few percent which is sufficient for most digital design problems.The various simplifications made in a timing analysis are described in terms of the circuit simulation algorithms presented above. Details of the algorithms used for timing simulation are included in Chap. 3.

As mentioned above the evaluation of device model equations for each device in the circuit at each iteration in the analysis can account for a large percentage of the total analysis time. In a timing simulator the model equations are replaced by a table of values and model evaluation consists of looking up the values of the matrix entries in the table. A detailed description of the table models used in

program MOTIS-C and SPLICE is included in App. 1. For example, the drain-tosource current $I_{D S}$ of an MOS transistor may be obtained from

$$
\begin{equation*}
I_{D S}\left(V_{D S}, V_{G S}, V_{B S}\right)=T_{D}\left(V_{D S}, V_{G S}, V_{B S}\right) \tag{2-9}
\end{equation*}
$$

where $V_{D S}, V_{G S}$, and $V_{B S}$ are the controlling branch voltages and $T_{D}$ is a table containing values of $I_{D S}$ spanning the expected range of the branch voltages. For most computers the table look-up scheme is much faster than the equivalent equation evaluation and the model accuracy is still consistent with the accuracy of the overall analysis. The table model requires more storage than an equivalent equation model would; however, the memory requirements of the table may be reduced substantially if a number of simple transformations are used (App. 1). Table 2.2 shows a comparison of model evaluation time and Newton-Raphson iterations required for convergence for the three models available in SPICE2 [18], [19] and a table look-up model of the type described in detail in App. 1. This table model used 100 steps for each controlling voltage to span a range of voltage of $\pm$ twice the maximum power supply voltage. These results are based on the analysis of the circuit of Fig. 2.1 on a CDC 6400 computer.

For circuit analysis the table values must be interpolated to avoid convergence problems due to table step discontinuities. In timing analysis interpolation is generally not used because only a single Newton-Raphson step is taken at each timepoint and hence dc convergence is not a problem.

The next simplification used in timing analysis is to replace the circuit matrix solution of Eqn. 2-8 with a simple vector product. This is accomplished by decoupling the circuit equations for the evaluation of the node voltages at $t_{n+1}$ by using previously computed values of voltage for the evaluation of node coupling terms.

| model | $\mathrm{cp/d} / \mathrm{dit}$ <br> (ms) | \%cp <br> load | $i t / t p$ <br> averg | $\mathrm{cp} / \mathrm{pp}$ <br> (ms) | $\mathrm{cp} / \mathrm{pp}$ <br> norm |
| :--- | :---: | :---: | :---: | :---: | :---: |
| GP | 2.9 | 81 | 4.5 | $2.6^{*}$ | $12^{*}$ |
| EM1 | 2.3 | 77 | 4.7 | $2.3^{*}$ | $10^{*}$ |
| MOS3 | 9.8 | 88 | 3.7 | 2.2 | 10 |
| MOS2 | 4.3 | 79 | 3.1 | 1.3 | 6 |
| MOS1 | 3.7 | 78 | 4.1 | 0.9 | 4 |
| MOSO | 0.24 | 21 | 4.6 | 0.22 | 1 |

*normalized by device count (48/88)
$c \dot{p}$ : central processor time for analysis d : active device
it : Newton-Raphson iteration
tp : time point
pp : user requested print point

Table 2.2 Results for the Analysis of the Bjnary-toOctal Decoder Circuit using a variety of Device Models. MOS1, MOS2, and MOS3 are the Models Available in SPICE2. MOSO is the Table Look-Up Model.

This results in an explicit analysis of the coupling while the solution at the node may still be implicit in form. The process may be clarified by considering Eqn. 2-8 evaluated using voltages at the previous timepoint $t_{n}$ rather than the previous Newton-Raphson iteration m:

$$
\begin{equation*}
J\left(v_{n}\right) \mathbf{v}_{n+1}=i\left(v_{n}\right) \tag{2-10}
\end{equation*}
$$

If $J\left(v_{n}\right)$ is partitioned into two parts

$$
\begin{equation*}
J\left(v_{n}\right)=D\left(v_{n}\right)+O\left(v_{n}\right) \tag{2-11}
\end{equation*}
$$

where $D\left(v_{n}\right)$ contains the diagonal entries and $O\left(v_{n}\right)$ the off-diagonal entries of $\mathrm{J}\left(\mathrm{v}_{\mathrm{n}}\right)$ :

$$
D\left(v_{n}\right)=\left[\begin{array}{cccc}
j_{11} & 0 & \cdots & 0  \tag{2-12}\\
0 & j_{22} & \cdots & 0 \\
\cdots & \cdots & \cdots & \cdots \\
0 & 0 & \cdots & j_{N N}
\end{array}\right]
$$

$$
O\left(v_{n}\right)=\left[\begin{array}{cccc}
0 & j_{12} & \cdots & j_{1 N}  \tag{2-13}\\
j_{21} & 0 & \cdots & j_{2 N} \\
\cdots & \cdots & \cdots & \cdots \\
j_{N 1} & j_{N 2} & \cdots & 0
\end{array}\right]
$$

where N is the number of circuit nodes or equations. Eqn. 2-10 may be written:

$$
\begin{align*}
& {\left[D\left(v_{n}\right)+O\left(v_{n}\right)\right] v_{n+1}=i\left(v_{n}\right)}  \tag{2-14}\\
& D\left(v_{n}\right) v_{n+1}+O\left(v_{n}\right) v_{n+1}=i\left(v_{n}\right) . \tag{2-15}
\end{align*}
$$

If the coupling terms $O\left(v_{n}\right)$ are evaluated using the voltages at the previous timepoint $t_{n}$ then Eqn. 2-15 becomes

$$
\begin{equation*}
D\left(v_{n}\right) v_{n+1}+O\left(v_{n}\right) v_{n}=i\left(v_{n}\right) \tag{2-16}
\end{equation*}
$$

$$
\begin{equation*}
D\left(v_{n}\right) v_{n+1}=i\left(v_{n}\right) \cdot O\left(v_{n}\right) v_{n} \tag{2-17}
\end{equation*}
$$

since $\mathbf{O}\left(\mathbf{v}_{\mathrm{n}}\right) \mathbf{v}_{\mathrm{n}}$ is known at time $\mathrm{t}_{\mathrm{n}+1}$. The left-hand-side of Eqn. 2-17 may now be replaced by a vector product to give

$$
\begin{equation*}
g\left(v_{n}\right) v_{n+1}=k\left(v_{n}\right) \tag{2-18}
\end{equation*}
$$

where $g\left(v_{n}\right)=\left[j_{11}, j_{22}, j_{33}, \cdots, j_{N N}\right]$ and $k\left(v_{n}\right)=i\left(v_{n}\right)-O\left(v_{n}\right) v_{n}$.
Eqn. 2-18 is in the form used in timing simulators MOTIS, MOTIS-C and SIMPIL [14]. Although explicit analysis is less stable than an implicit scheme of the same order [16], the unilateral nature of most digital circuits and the voltage limiting of logic levels 1 and 0 in MOS and $\mathrm{I}^{2} \mathrm{~L}$ circuits make this approach practical. The use of explicit coupling techniques and their effect on the stability and accuracy of the analysis are described in Chap. 3.

Single Iteration: As mentioned earlier, only a single Newton-Raphson step is used to approximate the solution of the nonlinear difference equations. This is satisfactory because the device model equations are relatively smooth and slowlyvarying functions. Accuracy is maintained in MOTIS by using a global fixed timestep h , typically lns, which is small enough to keep the change in device model operating-point between successive timepoints within acceptable limits. MOTIS-C and SPLICE use variable timestep algorithms for timing analysis. MOTIS-C selects a timestep which keeps the change in node voltage between any two successive timepoints small (less than $\frac{1}{64}$ of the supply voltage range) while SPLICE monitors the change in device currents between timepoints. The latter scheme is described in detail in Chap. 4.

The difference equation used for the integration of capacitor currents varies between simulation programs. MOTIS and SIMPIL use the Backward-Euler scheme
of Eqn. 2-3, MOTIS-C uses the Trapezoidal algorithm of Eqn. 2-4 and the timing analysis part of SPLICE uses a modified form of the Forward-Euler method, Eqn. 2-2, for the integration of grounded capacitor currents. Non-grounded (floating) capacitors cannot be treated implicitly if the node decoupling scheme is used. Techniques for integrating floating capacitors are described in Chap. 3 and App. 2.

Flow Diagram: The combination of the simplifications described above constitutes timing analysis and the flow diagram of a typical timing simulator is shown in Fig. 2.7. After an initial guess for the node voltages is made at time $\mathfrak{t m} 0$ (A), the contributions to the node conductance vector $g\left(v_{n}\right)$ and the right-hand-side equivalent current vector $k\left(v_{n}\right)$ in Eqn. 2-18 are looked-up in the model tables (B). The contributions from linear elements such as time-invariant capacitors, resistors and voltage and current sources are also loaded into the vectors at this time. The vector division is then performed to obtain a new set of node voltages (C), time is incremented and the loop is repeated until the requested simulation period is over. The simplicity of this scheme is apparent when Fig. 2.7 is compared with Fig. 2.5, the flow diagram for circuit simulation.

If table models are generated for individual transistors, timing simulators may be between one and two orders of magnitude faster than circuit analysis programs, with less than $10 \%$ error in the node voltages. The actual speed improvement depends on the type of circuit under analysis. If the circuit contains a node or nodes which may change voltage levels very rapidly, a very small timestep must be used. In this case the program is relatively slow. Four-phase MOS circuits often fall into this category. This problem is alleviated when a variable timestep scheme is used. In mOTIS-C, the timestep is chosen to limit the maximum voltage change at all circuit nodes between timepoints. As circuit size increases, the probability


Fig. 2.7 Flow Diagram for Timing Analysis
that at least one node in the circuit is changing rapidly at any time increases. Thus if the timestep is the same for every node in the analysis it is often maintained at a small value for most of the analysis. A technique which overcomes this problem is used in SPLICE and is described in Chap. 4.

Macromodels: LSI circuits often contain many groups of transistors which perform the same function (e.g. logic gates in a digital circuit). If the designer or computer program can identify these blocks before the analysis, further speed improvements can be obtained by exploiting known characteristics of the group of devices. The simplified model of a group of transistors which perform a specific circuit function is called a macromodel [20]. For example MOTIS-C contains a variety of macromodels for logic gates and a data latch (D-type flip-flop). The macromodels may use the existing device look-up tables or generate their own, as in the case of the CMOS inverter macromodel in MOTIS-C [8]. SIMPIL uses a macromodel for each multi-collector $I^{2} L$ gate. With the use of such macromodels up to three orders of magnitude of speed improvement over conventional circuit analysis has been obtained, with comparable waveform accuracy (App. 8), [14].
2.3.4. Logic Analysis A logic analysis may be viewed as a simplified timing analysis where a number of discrete voltage levels are used rather than a continuous voltage range. The level denotes the logic condition at a node and in the simplest logic simulator these conditions are logic-1 (' 1 '), logic-0 (' 0 ') and all other conditions are denoted by the unknown logic state ('*'). For MOS circuits an additional state is often used to simplify the analysis of tri-state gates and logic buses. This is called the high impedence state (' H '). For worst-case and other forms of logic analysis other states may be added to denote such conditions as signal rising,
falling, about-to-rise and so on [3].

Rather than model individual transistors, groups of devices which perform a logic function are modeled as a single block. This is similar to the timing macromodels described in the previous section. These models may include simple gates such as NAND, NOR and inverter, or more complex functions such as flip-flops and registers.

Some logic simulators can only analyze combinatorial circuits. That is, time delays through the signal paths are not included in the gate models. Other logic simulators allow unit delays where all logic gates have the same delay and still others have assignable delays where the designer can assign specific delays to any of the gates used in the simulation. For MOS circuits where rise and fall times of gates may be quite different an assignable delay simulator with the ability to assign different rise and fall delays to each gate is required. In general only one logic state change may propagate through a gate at any one time. Not until it has reached the output of the gate can a second change begin. This type of delay is sometimes called an inertial delay. Should the input change again before the gate output has reached its new value a logic spike is produced and may or may not be propagated depending on the simulator being used. The generation of a spike is illustrated in Fig. 2.8. Most simulators print a warning message when spikes occur should the user request it. If more than one logic state may propagate through the device at the same time, a transmission line delay is required. This requires a variable-length queue for each delay and is generally not used except in special cases, such as for long signal path delays. Transmission line delays may be generated artificially in many simulators by connecting a number of buffer gates in series.

(a) No Spike Generated

(b) Spike Generated at Gate Output

Fig. 2.8 An Example of Spike Generation In Logic Analysis.

Even in assignable delay logic simulators the delays may only be integer multiples of a fundamental time quantum. This quantum may represent 0.5 ns , for example, in which case a gate of delay 10 units would have an effective delay of 5ns.

The unilateral nature of logic gates is fundamental to the operation of logic simulators. The inputs of gates sample the logical values of the nodes to which they are connected and then the gate determines the logical values of its own outputs. Inherently bidirectional elements such as MOS transmission gates are difficult to implement in a logic simulator other than by using a unidirectional approximation to the gate.

Just as with timing simulation, it is the unidirectional nature of the gates which maintains the stability of the analysis. Tightly-coupled gates can still cause problems. Consider the NAND latch of Fig. 2.9. If the initial conditions are as shown in the table at $t=0$, and each gate has a unit delay, the logic outputs will oscillate. Many logic simulators can detect such oscillations during the analysis and attempt to correct the problem by holding a node until the oscillation settles, or halting the analysis and advising the user of the problem.

In many logic simulators tri-state gates or wired-or circuits also require special attention.

Due to the many simplifications described above, logic simulators can achieve speeds of more than three orders of magnitude faster than circuit-leve' 'imulators. The decoupling of logic nodes by the logic gates also permits the use of algorithms which detect the logic gates that may change at any given time and ignore the remainder of the circuit (gates where no input changes have taken place at this


INITIAL CONDITIONS:
$\begin{array}{l:l}\mathrm{A} & : \\ \mathrm{B} & : 1 \\ \mathrm{Q} & : \\ \mathrm{R} & 0 \\ \mathrm{R} & 1\end{array}$

Fig. 2.9 An Example of a Critical Race in Logic Analysis
time). This process is called selective trace or event-driven analysis and is described further in Chap. 4. Since in most large digital networks less than $20 \%$ of the nodes are changing at any one time selective trace algorithms can enhance execution speed greatly.

The simplifications made in logic simulation also reduce the accuracy of the analysis. The output waveforms for the analysis of the circuit of Fig. 2.1 for circuit and logic analysis are shown in Fig. 2.10(a) and Fig. 2.10(b). Note that the logic levels have been scaled to match those of the circuit analysis and the logic unknown states are shown as rising or falling lines as appropriate. The relative speeds of the analysis are also included. Both analyses were performed with program SPLICE.

### 2.4. Hybrid Analysis

Modern circuit analysis programs require a great deal of computer time for the analysis of LSI circuits. In many of these circuits the detailed accuracy provided by a circuit simulation program is not required for the entire circuit under investigation but only in some areas of the circuit. This is particularly true of digital circuits where often a gate-level logic analysis provides sufficient information about the performance of much of the circuit while other parts, such as transfer gate clusters in MOS circuits [15], require more detailed modeling and analysis.

By providing a range of models, from highly accurate circuit-level device models for critical parts of the network to less accurate models which describe larger pieces of the circuit, the designer can reduce the simulation time significantly by choosing the computationally less expensive models wherever it is appropriate.


Simulation time: 237 seconds.

Fig. 2.10(a) Circuit analysis of the Binary-to-Octal Decoder.


Simulation time: 0.3 seconds

Fig. 2.10 (b) Logic Analysis of the Binary-to-r--s1 Decoder

For example, consider the dynamic RAM circuit shown in block form in Fig. 2.11. To predict the circuit performance accurately it is necessary to analyze each sense amplifier with a detailed circuit-level analysis. The high loop gain of the amplifier makes a decoupled timing analysis unsatisfactory due to the equation decoupling scheme used in the timing analysis. For storage transistors and data input/output circuits a timing analysis provides the voltage waveform information required, while the row and column decoding functions are modeled adequately by a pure logic analysis.

Another property of LSI circuits which may be exploited in the analysis is their relative inactivity. Typically less than $20 \%$ of an LSI circuit is changing state at any one time. In a circuit simulation program, where a single matrix is used to describe the network, the entire circuit must be re-computed at each analysis point even when only a small percentage of the entries are changing in the matrix describing the LSI circuit. Just as sparse matrix techniques reduce the memory requirements and analysis time for circuit analyses so algorithms must be used which take advantage of this relative inactivity of LSI circuits to reduce the simulation time.

Hybrid analysis programs allow the designer to use a combination of analysis techniques and models, from circuit-level device models to logic-level gate models in the same simulation program. Such programs have provided up to three orders-of-magnitude reduction in simulation time and substantially lower memory requirements than conventional circuit simulation, while still providing a detailed circuit-level analysis where necessary [10] (App. 8).

There are many ways that circuit, logic and timing analysis may be combined in a single analysis program. The simplest approach is to combine existing


Fig. 2.11 Block Diagram of 256-by-1 bit Dynamic RAM
simulators via a data interface which transforms the circuit or logic variables into a form suitable for use by the other program (s). The block diagram of such a program, which combines circuit and logic analysis, is shown in Fig. 2-12. After the circuit has been analyzed for a short period of time the circuit node voltages are converted to equivalent logic levels with a thresholding process. A node voltage or branch current below a prescribed level is converted to a logic 0 , above another prescribed value to a logic 1 , for positive logic. Voltages or currents between these levels are propagated as unknown logic states ('*'). A logic analysis is then performed for those parts of the circuit which were described in terms of logic gates. After a short period of time, the logic nodes which are connected to the circuitlevel devices are processed and used to control voltage sources, current sources or switches in the circuit analysis. This process is repeated for the duration of the simulation. Note that the circuit-level part of the analysis is included as a single block and thus the entire circuit-level part of the analysis must be performed at each analysis iteration. The program dIANA uses an analysis similar to this.

Another approach is to integrate the analysis algorithms in such a way that the circuit analysis may be partitioned into many small blocks, each of which may be processed independently. In the case of the RAM circuit above only one sense amplifier would be selected at any time. By partitioning each sense amplifier into a separate block for circuit-level analysis, only the selected sense amplifier need be processed. Program SPLICE permits such decoupling of circuit blocks whereas programs where the circuit analysis is performed as a single block must analyze all sense amplifiers at every analysis point. The algorithms used in SPLICE are described in detail in Chap. 4.

## CHAPTER 3

## ALGORITHMS FOR CIRCUIT, TIMING AND LOGIC ANALYSIS

### 3.1. Introduction

A number of approaches may be used in the design of circuit, timing and logic analysis programs. In each case tradeoffs are made between memory requirements, execution speed, model accuracy and simulation accuracy. In a hybrid analysis program, in which two or more forms of analysis may be performed concurrently, a number of additional constraints are applied. The degree to which these constraints influence the architecture of the hybrid program depends largely on the way in. which the various components of the program communicate with one another.

This chapter describes certain of the critical algorithms used in circuit, timing and logic analysis programs as an introduction to the description of hybrid simulation presented in Chap. 4. Table look-up models for circuit analysis and the application of diakoptics or tearing to nonlinear circuit analysis are described. The use of equation decoupling in timing simulation and its effects on the stability of the analysis are included and time queue techniques for logic simulation are introduced.

### 3.2. Circuit Analysis

3.2.1. Introduction Circuit analysis algorithms for the time-domain transient analysis of medium and small scale integrated circuits have received a great deal of attention over the past decade. Most of the algorithms used in modern circuit simulation programs have been compared and described in detail by Nagel [1].

Recent work has focused on increasing the speed of circuit analysis, at the expense of some accuracy, and the application of circuit tearing techniques [27] to the solution of nonlinear networks. Tearing algorithms allow the circuit analysis to take advantage of the known inactivity of certain parts of the circuit at any time and, by using previously computed solutions for these inactive blocks, the simulation time can often be reduced substantially. These algorithms are described later in this section.
3.2.2. Table Models As shown in the previous chapter the evaluation of the nonlinear device model equations may account for over $80 \%$ of the total circuit simulation time. A table look-up model for mOS transistors similar to that described earlier for timing analysis was used in a version of circuit simulator SPICE2 for the analysis of large digital circuits. The tables were generated using the techniques described in App. 1. The two timestep control algorithms used in program SPICE2 (the LTE method and the iteration count method) were also compared and the effectiveness of the device bypass algorithm [1] was investigated. The bypass scheme enhances execution speed by monitoring the operating point (node voltages and branch currents) of each active device. If the operating point does not change significantly between Newton-Raphson iterations the device models are not re-evaluated but rather the matrix entries computed at the previous iteration are used again. All devices must still be checked at each iteration to determine
whether the model equation evaluation may be bypassed.
The details of these investigations are included as App. 9. The results show that with the table model, analysis speed could be increased by as much as a factor of four over an analysis using the equivalent conventional analytic model. The iteration count timestep control scheme is far more effective than the LTE scheme for the digital circuits investigated and it is to be also noted that the error criteria used by the program in the Newton-Raphson iteration could be relaxed significantly before errors were observed in the voltage waveforms. The bypass scheme also proved very effective for digital circuits. Approximately $50 \%$ of all model evaluations were bypassed during the analyses. This is a far greater percentage than that observed for typical linear integrated circuits [1].

With all of the above techniques incorporated in the program the execution speed of SPICE2 could be increased by approximately a factor of twenty. This improvement is not sufficient for the economic analysis of LSI circuits.
3.2.3. Nonlinear Circuit Tearing A number of recent publications [21]-[23], [25] have extended and generalized Kron's method [27] of diakoptics or tearing. These extensions include the application of this approach to nonlinear networks and some strategies for choosing appropriate tearing interfaces [24]. Rather than repeat these general results, a description of Kron's technique for nodal analysis is presented and its application in the circuit analysis program MACRO [26] is described. Modifications of the diakoptic approach, such as co-diakoptics [22] and node tearing [23] are not described here.

Kron's method greatly reduces the dimensions of the matrices to be inverted during the analysis by dividing the network into a number of smaller subnetworks.

A more important outcome for the analysis of LSI circuits is that the approach partitions the subnetworks in such a way that only those that are active at any time need be analyzed.

The division of a given network is performed by detaching suitable tie branches so as to create a number of unconnected subnetworks. To compensate for the branches removed by this process, currents equal to those that were flowing through the branches are injected at the nodes from which they were disconnected. This method, based on the nodal admittance approach, is called diakoptics.

Consider the network shown in Fig. 3.1(a). Its corresponding admittance matrix may be written in the form:

$$
\mathbf{Y}=\left[\begin{array}{lll}
\mathbf{Y}_{11} & \mathbf{Y}_{12} & \mathbf{Y}_{13}  \tag{3-1}\\
\mathbf{Y}_{21} & \mathbf{Y}_{22} & \mathbf{Y}_{23} \\
\mathbf{Y}_{31} & \mathbf{Y}_{32} & \mathbf{Y}_{33}
\end{array}\right]
$$

All the submatrices along the main diagonal are square and their off-diagonal elements depend only on the corresponding subnetwork. The elements of the off-diagonal submatrices $\mathbf{Y}_{\mathrm{ij}}, \mathrm{i} \neq \mathrm{j}$ consist of the tie or transfer admittances connecting nodes of the subnetworks $i$ and $j$. The nodal equations for the network may be written in the form

$$
\begin{equation*}
Y v=i \tag{3-2}
\end{equation*}
$$

where $v$ and $i$ are the vectors of node voltages and node currents, both of order $N$, respectively, where N is the total number of nodes in the circuit. By adding additional equations to the system, the tie admittances $Y_{i j}$ can be removed from the $Y$ matrix and the resulting block-diagonal matrix structure obtained is

(a) Network Partitioned into three Subnetworks.


Fig. 3.1 A Partitioned Network and its Torn Representation

$$
\left[\begin{array}{cc}
\mathbf{Y}^{\prime} & -\mathbf{K}  \tag{3-3}\\
\mathbf{K}^{\prime} & \mathbf{Z}
\end{array}\right]\left[\begin{array}{l}
\mathbf{v} \\
\mathbf{b}
\end{array}\right]=\left[\begin{array}{l}
\mathbf{i} \\
0
\end{array}\right]
$$

where $p$ is the number of branches removed, $Y^{\prime}(N \times N)$ is the block-diagonal admittance matrix, $\mathbf{Z}(p \times p)$ is the tie-branch impedance matrix, $K(N \times p)$ represents the tie connections, $b(p)$ is the vector of compensating currents to be injected and $v$ and $i$ are the unknown node voltages and node currents respectively. The number of torn branches $p$ is much smaller than the total number of nodes N. For the example of Fig. 3.1(a) $p=4$.

K has N rows, corresponding to each node of the original network, and p columns, corresponding to each of the tie branches. In column $q$ of $\mathbf{K},+1$ will appear in the row corresponding to the node where $+I_{q}$ is injected and -1 in the row of the node at which $-\mathrm{I}_{\mathrm{q}}$ is injected, as shown in Fig. 3.1(b).

The form of the matrix on the left side of Eqn. 3-3 is bordered block diagonal and is shown schematically in Fig. 3.2. It can be shown that for a relatively sparse network and using efficient sparse matrix algorithms the number of arithmetic operations required to solve Eqn. 3-3 can be greater or fewer than those required for the solution of the original nodal system depending on the form of the network being simulated and the re-ordering scheme used to reduce fillin terms generated during the matrix decomposition process [22].

The major saving of such a scheme for circuit analysis comes from the fact that the LU factors for the individual $\mathbf{X}_{\mathrm{ii}}$ blocks need only be re-computed if the node voltages within the subnetwork change [29]. Since the evaluation of the admittance matrix entries consumes a substantial portion of the total circuit analysis time, and large networks are often relatively inactive, the potential savings can be quite significant.

On the other hand, if a bypass scheme of the form described in the previous section is used, the only time savings of a diakoptic analysis of this type is the evaluation of the LU factors. Unless the model evaluation time is reduced to the point where it is comparable to the time required for $L U$ factorization and forward/backward elimination, diakoptic analysis on computer which can only perform one arithmetic operation at a time cannot provide a significant speed improvement over nodal analysis with bypass.

Another approach based on diakoptics, which is used in the circuit analysis program MACRO [26], [25] is to partition the analysis into two separate NewtonRaphson iterations which are coupled by a functional iteration as described in the previous chapter. In this case the block-diagonal $\mathbf{Y}^{\prime}$ is inverted to give $\mathbf{Z}^{\prime}=\left(\mathbf{Y}^{\prime}\right)^{-1}$. This inversion is performed symbolically to reduce computation time. $Z^{\prime}$ is then used to solve for the tie branch currents $b$ in an independent Newton-Raphson loop. Once these have converged a new estimate for the node voltages is computed and the $\mathbf{Y}^{\prime}$ matrix entries are re-computed for any subcircuits where the voltages have changed. The algorithm proceeds as follows: partition Eqn. 3-3 into two parts

$$
\begin{align*}
& Y^{\prime} v=i+K b  \tag{3-4}\\
& K^{\prime} v+Z b=0 \tag{3-5}
\end{align*}
$$

Substitute Eqn. 3-4 into Eqn. 3-5 to obtain:

$$
\begin{equation*}
Z b=-K^{\prime}\left[Z^{\prime}(i+K b)\right] \tag{3-6}
\end{equation*}
$$

An initial estimate is made for $\mathbf{b}, \mathbf{i}$ and $\mathbf{Z}^{\prime}$ then Eqn. 3-6 is solved using a NewtonRaphson algorithm until $\mathbf{b}$ converges. $Z^{\prime}$ is fixed during this iteration and this is the major difference between this approach and conventional diakoptic analysis. Once the $b$ values have been obtained, Eqn. 3-4 is used to solve for a new estimate of $v$


Fig. 3.2 Bordered Block-Diagonal Form of the
Augmented Circuit Matrix.
and then the necessary entries of $\mathbf{Y}^{\prime}$ are re-computed. This outer Newton-Raphson loop is repeated until convergence is obtained for the node voltages.

Rabbat and Hsieh [28], [25] have also presented a scheme for detecting inactive subnetworks a priori by noting that only if a block connected to an alreadyinactive block changes state, can the inactive block become active. Since this technique is very similar to the selective trace approach used in logic simulation, it will not be described further here.

Many of the above approaches have the potential of reducing the numerical operation count for the solution of the linearized equations at a Newton-Raphson iteration. While device model evaluation is still the most time-consuming part of the analysis, diakoptic approaches alone cannot improve the speed of circuit analysis so that the simulation of LSI circuits becomes economical.

### 3.3. Timing Analysis

3.3.1. Introduction Many simplifications made to the circuit simulation algorithms introduced in the previous chapter to obtain a timing simulator. The algorithms described here apply to MOS timing simulation but most of the techniques are similar to those used in other timing simulators, such as SIMPIL [14] for $\mathrm{I}^{2} \mathrm{~L}$ circuits.

Since device model evaluation is generally the most expensive part of circuit analysis, timing simulators use table look-up models to reduce model evaluation time. This technique has been described earlier and a detailed description of the algorithms used in MOTIS-C and SPLICE are included in App. 1. Another important simplification in timing simulators is the reduction of the Newton-Raphson iteration loop and matrix solution to an explicit; single-iteration vector product as
shown in Chap. 2. By using decoupling the circuit equations the program can take advantage of the low circuit activity of many LSI circuits and enhance execution speed. The penalty for this simplification is reduced stability of the analysis. Algorithms which allow the program to take advantage of this low circuit activity and techniques for overcoming some stability problems in timing simulators are described in this section.
3.3.2. Equation Decoupling As shown in Chap. 2, the use of node voltages from previous timepoints for the evaluation of coupling terms allows the use of the explicit, single-iteration-per-timepoint analysis of Eqn. 2-18.

$$
\begin{equation*}
g\left(v_{n}\right) v_{n+1}=k\left(v_{n}\right) \tag{3-7}
\end{equation*}
$$

where $g\left(v_{n}\right)=\left[j_{11}, j_{22}, \cdots, j_{N N}\right]$ and $k\left(v_{n}\right)=i\left(v_{n}\right)-O\left(v_{n}\right) v_{n}$ as described in Sec. 2.3.3. This equation is in the form used in programs MOTIS, MOTIS-C and SIMPIL. Program SPLICE uses a variation of Eqn. 3-7 as described in Chap. 4. Eqn. 3-7 shows that the voltage at node $m$ in the circuit at timepoint $t_{n+1}$ may be computed directly from voltages evaluated at $t_{n}$ :

$$
\begin{equation*}
g^{m}\left(v_{n}\right) v_{n+1}^{m}=k^{m}\left(v_{n}\right) . \tag{3-8}
\end{equation*}
$$

Hence the nodes are decoupled at time $t_{n+1}$. Eqn. 3-8 may be expanded to include the coupling terms in the form:

$$
\begin{equation*}
g^{m}\left(v_{n}\right) v_{n+1}^{m}=i_{n+1}^{m}-\sum_{j=1}^{N} O^{m i f}(v k, k=n, n-1, \cdots) \tag{3-9}
\end{equation*}
$$

$\mathbf{O}^{\mathrm{mj}}$ contains the off-diagonal Jacobian entries as described in the previous chapter. Note that $v^{j_{n}}$ has been replaced by $f\left(v_{k}^{j}, k=n, n-1, \cdots\right)$ above. In MOTIS, MOTISC and SIMPIL, extrapolation is not used and hence:

$$
\begin{equation*}
f\left(v_{k}^{j}, k=n, n-1, \cdots\right)=v_{n}^{j} . \tag{3-10}
\end{equation*}
$$

Accuracy is improved by evaluating the slope of the current characteristic at $t_{n}$ and using the slope to estimate the current at $t_{n+1}$. If this were not used the algorithm would reduce to the Forward-Euler form of Eqn. 3-10. As it is, the programs use one iteration of the Backward-Euler method for the node voltages. Note that this technique is similar to the Jacobi method [30]. If $k=n+1$ is permitted in Eqn. 3-9 for nodes which have already been solved at $\mathrm{t}_{\mathrm{n}+1}$ then the method is of the GaussSeidel form [30].

Since the equations have now been decoupled and each node voltage may be solved independently of the other nodes at $t_{n+1}$, techniques which exploit the inactivity of the circuit can be used. One approach is to monitor node voltages for a number of timepoints and if any node has not changed by a significant amount the solution for that node voltage may be bypassed at the next timepoint and its old value used instead. To do this effectively the program must have a facility for determining which other nodes are affected by the change in voltage at a particular node. For example in the circuit of Fig. 3.3, if the voltage at node 2 changes then node 3 must be checked to see if its voltage has changed. MOTIS performs this task by having a flag associated with each element. Should the operating point of any element change significantly at a timepoint, the flags associated with all elements to which it is connected are set and these elements are processed at the next timepoint. Note that this implies a numerical delay of at least one timestep but if the timestep is small these errors will not be significant. SIMPIL performs a fast logic simulation of each gate to determine whether it need be processed in detail at the current timepoint and motis-c does not use a bypass scheme.


Fig. 3.3 Simple MOS Circuit
3.3.3. Single Iteration Circuit simulators use the Newton-Raphson procedure to solve the nonlinear algebraic difference equations at each timepoint (typically 2-5 iterations are required). If the equations are decoupled using the scheme described above, convergence could only be obtained using a functional iteration approach and would therefore be much slower in most cases. Rather than perform a number of iterations at each timepoint, a single iteration is used in timing analysis. Accuracy is maintained by reducing the timestep so that the linearized device models do not change significantly between timepoints. In MOTIS and SIMPIL this timestep is chosen prior to the analysis and must therefore be a conservative value. MOTIS-C uses a variable timestep scheme in which the initial guess for the timestep is based on the properties of the circuit (App.8), but at any time during the analysis the timestep may be adjusted by the program to limit the voltage change at all nodes in the circuit. This approach is acceptable for most digital circuits where accumulated voltage errors at a node are removed when the node voltage reaches logic " 1 " or logic " 0 " value. A variable timestep scheme also enhances the stability of the analysis as described in the following section.

With a global timestep and without a bypass scheme, the value of the timestep chosen by the program will be small for large circuits. As the size of the circuit increases the probability that the voltage at at least one node in the circuit will be changing rapidly increases as well. Since the equations are decoupled, it is possible to have different timesteps at each circuit node. Those nodes where there is little activity or where the voltages are changing slowly may use a large timestep while nodes switching rapidly can use a smaller stepsize. The voltage at inactive nodes used in the analysis of a node with a small timestep may then be extrapolated to estimate their value at the new time, for the evaluation of device models.

SPLICE uses such an approach and it is described in Chap. 4.
3.3.4. Stability Matrix iterative schemes such as the Jacobi and Gauss-Seidel methods are inherently unstable when the matrix has a weak diagonal [30]. In circuit terms, this corresponds to a network in which there is a strong bilateral coupling between nodes. For mOS digital circuits most of the node coupling may be represented by voltage-controlled current sources and their almost unilateral properties ensure local stability. It is possible, however, for loops to exist within the network where the circuit delay around the loop may be comparable to the analysis timestep. A simple example of such a circuit and its associated directed graph is shown in Fig. 3.4. A loop exists which could cause numerical instability if the analysis timestep were comparable to the loop delay. In this case the instability can be removed by reducing the timestep and hence increasing the self-admittance of each node in the analysis until the system is diagonally dominant and stable. This approach relies on the fact that their are grounded capacitors at nodes around the loop.

There are two cases which arise in MOS circuits where this approach is not sufficient. The first is the case of an MOS transmission gate where the drain and source nodes are coupled by the channel conductance. This conductance can be quite large when the device is in the conducting state. Techniques for the analysis of transmission gates in this situation are presented in [15] and App. 8. The second case is that of a floating capacitor. A technique which has been used successfully for the analysis of floating capacitors is included in App. 2. Both of these solutions require the use of a much smaller timestep than would otherwise be necessary.

(a) Section of an MOS Shift Register

(b) Directed Graph showing the signal loop

Fig. 3.4 Circuit with Potential Timing Instability if Clock Signals Overlap.

### 3.4. Logic Analysis

Most gate-level logic simulators belong to one of two general types. The first is based on the Huffiman model [31] shown in Fig. 3.5. In this case, the gate description of the network supplied by the user is read by the program and any signal delays are factored out. The resulting combinatorial network is then ordered in terms of signal dependence. This ordering process includes the detection of certain pathological conditions in the network such as zero-delay loops. The analysis then consists of applying the input excitations to the network and following any signal path state changes through the network to the outputs. The delays are then applied to any secondary outputs and the analysis of the combinatorial block begins once again. The process is repeated until the requested input sequence has been completed.

This approach is very efficient for circuits where relatively few delays are significant in the operation of the circuit. When all gates have associated delays, performance will be degraded but the severity of the degradation depends greatly on the way the algorithm is implemented. SALOGS [2], [3] uses an algorithm of this form.

The second and more common approach is based on the use of a Time Queue (TQ) [32] as shown in Fig. 3.6. Each entry in the queue represents a discrete point in simulation time. Time moves ahead in fixed increments, determined by the user, which correspond to consecutive entries in the time queue. Each entry in the queue contains a pointer to a list of events which are to occur at that instant of time. An event is defined as the change of logical state of an output node of an element. The element may be a logic gate or an input signal source. The new state may or may not be the same as the state already held by the output line. If the


Fig. 3.5 Huffman Logic Model for Logic Analysis


Fig. 3.6 Principle of the Time Queue Simulator
new state is different from the old one, all elements whose input lines are connected to this output line must be processed to see if the change affects their outputs. These elements are called the fanouts of the output node and if the gate has only one output they constitute all the fanouts of the gate. Fig. 3.7 shows a simple circuit in which the NAND gate with output at node 1 has 3 fanouts. If the new state at the output line is the same as the old state then the fanouts need not be processed at this time. The algorithm used to determine whether the fanouts need processing at any time is called a selective trace algorithm as mentioned in the previous chapter. It is also referred to as event-driven analysis or dynamic leveling. For logic simulation no penalty in accuracy or stability is incurred with the use of selective trace.

When an output is evaluated and the new value is the same as the value already held by the node, the event is cancelled and the fanouts are not added to the time queue. If the new value is different, the event is executed by adding a list of all the elements which fan out from the node to the time queue. Each of these elements is then checked in turn to see if its outputs may have changed due to the change of state at its input and the process is repeated. Cyclic races can occur in this simulation. They are detected and the simulation is halted using the approach mentioned in the previous chapter.

The program module responsible for adding elements to the time queue is often called the scheduler and elements added to the time queue at time $t$ are scheduled to be processed at time $t$. The scheduler is the heart of a time queue simulator and will be described in detail in Chap. 4 and Chap. 5.

In the time queue algorithm delays are included as part of each gate element and hence are not treated separately as in the first approach. Since for an accurate


Fig. 3.7 NAND gate 1 has 3 fanouts at node A.
simulation most gates will have a delay associated with them this approach lends itself to a more efficient implementation.

Many logic simulators use the time queue approach (e.g. [4]-[6]) and this approach also has advantages for hybrid simulation as described in Chap. 4.

## CHAPTER 4

## HYBRID ANALYSIS AND SPLICE

### 4.1. Introduction

This chapter describes the algorithms used in the hybrid simulation program SPLICE. Program SPLICE can perform circuit, timing and/or logic analysis for MOS circuits. Parts of the circuit where simple logic functions are performed and the voltage levels are not critical can be described in terms of logic gates. Other parts of the circuit where MOS transfer gates are present, dynamic loading effects are critical to the circuit operation or where voltage levels are required, may be analyzed using a timing simulation. If the circuit contains blocks where a timing analysis is not satisfactory a circuit simulation may be performed. These blocks include circuit networks where strong feedback is present, such as sense amplifiers in a RAM or closed-loop operational amplifiers in an analog filter circuit. If floating capacitors are connected in series a circuit analysis may also be required. The circuit analysis is performed locally on a small group of devices and hence many separate blocks which require circuit analysis may be included in the input to the program.

Each portion of the circuit, whether it is described using logic gates, transistors used in a timing analysis or circuit elements, can communicate with the other parts of the circuit via the hybrid interface This interface converts logic levels to voltages and currents, or voltages to logic levels, according to the user's specifications. The hybrid interface is described in Sec. 4.6.

Consider the 256 -by-1 bit dynamic RAM circuit shown in Fig. 4.1 and mentioned in Ch. 2. If this circuit were simulated using a complete circuit analysis, a great deal of time would be spent providing detailed waveform information about the input decoders and input/output circuits. At the same time, when only one sense amplifier is selected in a read or write operation, all sixteen amplifiers and the entire circuit array are processed. A bypass scheme or diakoptic approach as described in Chap. 3 may reduce the total analysis time but the cost of the analysis would still be prohibitive. A logic analysis would be much faster but would not provide any information about the operation of the RAM (access time, refresh time, etc.).

The input decoders can be simulated using a simple logic analysis to select the addressed row and column of the memory array. The logic outputs of the decoders may then be converted to voltages which control the input/output transistors and storage transistors. These transistors can be analyzed using a timing analysis since the voltage waveforms, charge stored on the bit storage capacitors and the circuit delays are important. The sense amplifiers are regenerative and hence require a circuit analysis for accurate prediction of their performance and to avoid numerical instabilities during the simulation. For this example the program would consider each sense amplifier separately and only analyze the active or selected one(s). The analysis results for this RAM example are included in Ch. 6.

With a hybrid analysis program the designer can select the form of analysis suitable for each part of the circuit. Each block of the circuit is processed separately (each gate in the logic analysis, each node in the timing analysis and individual circuit block for the circuit analysis). Blocks which are not active at any time are not simulated.


Fig. 4.1 Block Diagram of 256-by-1 bit Dynamic RAM

The analysis algorithms of SPLICE are controlled by an event scheduler of the type used in a time queue logic simulator. In SPLICE however, the events scheduled can be gates, as in the logic simulator, and/or timing elements or entire blocks of transistors which require a circuit analysis. In the remainder of this chapter the algorithms used by the event scheduler, the logic, timing and circuit analysis modules of SPLICE, and the hybrid interface are described.

### 4.2. The Event Scheduler

4.2.1. Basic Concepts The event scheduler used in SPLICE is similar to that used in a time queue logic simulator. As mentioned above, the elements the scheduler deals with are not only logic gates but timing transistors and circuit blocks as well. An element of the analysis is defined to be a logic gate, timing elements or group of connected transistors which constitute a circuit analysis block. Elements have three types of ports. Input ports (I), output ports (O) or input/output ports (I/O). Input ports sample the signal at the node to which they are connected but play no part in determining its value, as shown in Fig. 4.2. Output ports simply drive a node and the value of the signal at that node plays no part in determining the output of the element at that time, and input/output ports both sample the signal and then may change its value. Some examples of logic, timing and circuit elements and their ports are shown in Fig. 4.2.

In SPLICE, the circuit nodes also have distinct properties, as shown in Fig. 4.3. A node may have fanouts, which are the connections to the input ports of elements, and fanins which are the connections to output ports of elements. A connection to an input/output port constitutes both a fanin and a fanout. Fanouts sample the signal level at the node and fanins can change the value of the signal at


Fig. 4.2 The Port Convention for SPLICE Elements.

(a) SPLICE Node Convention

(b) Examples of Fanins and Fanouts

Fig. 4.3 Node Convention used in SPLICE.
a node. Note that nodes internal to a circuit-analysis block are not the concern of the scineduler and hence not included here.

The efficiency of a time queue simulator depends on the particular data structures it uses. As events are scheduled to occur, they must be ordered in such a way that the scheduler can determine which event to process next. To make this process efficient the simulation time is broken down into small, uniform timesteps. The size of the timestep is the smallest non-zero delay which a logic gate may have and the delay of any gate must be an integral multiple of this timestep. This technique is used in SPLICE and the size of the timestep is called the Minimum Resolvable Time (MRT). For MOS circuits one unit of MRT is typically lns. In SPLICE, one unit of MRT is the minimum non-zero delay of a logic gate and the minimum time for which a circuit or timing element may be analyzed before its output change is propagated to the remainder of the network. The timestep may be reduced below one unit of MRT within the circuit or timing analysis, as described later in this chapter. One unit of MRT is also the smallest timestep between output events, such as print or plot requests made by the user.
4.2.2. Data Structure of Elements and Nodes Prior to the analysis, SPLICE generates a list of data for each element and node in the circuit. Fig. 4.4 shows the general structure of an element block. The first word of the data list contains a pointer to another data list which describes the element model (whether it is an MOS transistor, NAND gate, etc. and the parameters of the model sirh as delays, threshold voltage, etc.). Rather than store the element parameters in the element list itself, a separate model list is used. Since many elements in a large circuit are of the same type, by keeping all device parameters separate form the elements the


Fig. 4.4 General Structure of SPLICE element.


Fig. 4.5 General Structure of SPLICE node.
likelihood of storing redundant information is reduced.
The second word in the list contains the number of output pius input/output nodes the element has. This value is stored with the element for reasons of efficiency during the scheduling process.

The list then contains pointers to each of the node lists which correspond to the outputs of the element, followed by input/output node pointers and finally input node pointers. The data structure for a circuit block is more complex and is described in Chap. 5.

The general structure of a node is shown in Fig. 4.5. The first word of the list contains a pointer to a list of elements which fan out from the node. This list is called the fanout list and contains pointers to each element whose input or input/output port is connected to the node. The second word contains a pointer to a fanin list. This list contains pointers to elements whose output or input/output ports are connected to the node. The third word contains the node type. Nodes may be of type logic, timing, external-circuit and internal-circuit. External circuit nodes are those connected to timing elements. The fourth word contains $\mathrm{T}_{\mathrm{s}}^{*}$, the last time a which the nodes fanout list was scheduled to be processed. The remaining words contain the node voltages or logic levels at the previous two analysis points as well as a variety of parameters such as node capacitance, for timing nodes, and pointers to matrix entries for circuit nodes. A detailed description of these data structures is included in App. 5.

When an element is processed, its outputs are evaluated and if any of them have changed, the element node pointer is used to find the corresponding node list and the location of the fanout list is obtained from the first word of the node list.

The fanout list origin is then used by the scheduler to schedule the fanouts to be processed at the appropriate time in the future.

Thus the lists for an element contains the element connection information and a pointer to the model information. The node list contains information about the state of the signal level at the node, pointers to fanout and fanin lists, and some parameter information.
4.2.3. Data Structure of the Time Queue Efficient processing of the time queue is critical to the overall performance of the program. The time queue contains the fanout lists of all nodes scheduled to be processed and the time at which they are scheduled to be processed. A simple way of storing these entries is the linked list structure of Fig. 4.6. The scheduler moves along this time-ordered linked list where each entry in the list contains the time the fanouts of a node are to be processed and a pointer to the fanout list of the node. As each event is executed, the scheduler processes each element on the fanout list in an arbitrary order. Once the elements on th list have been processed, the simulator moves to the next entry in the time queue. It may contain a list to be processed at the same time as the last list or a list to be processed some time in the future. Any events generated as each list is processed are inserted in the time queue at the time they are due to occur. Unfortunately, if an event is scheduled to occur more than one unit of MRT into the future, the process of inserting it in the time queue may involve searching many entries already in the queue before its place can be de ${ }^{+\cdots m i n e d}$ and hence this scheme is relatively inefficient. By observing that most events occur within a few units of MRT from the present time (PT), a more efficient scheme may be used [5], [33].

$\mathrm{T} 4>\mathrm{T} 3>\mathrm{T} 2>\mathrm{T} 1=\mathrm{PT}$

Fig. 4.6 Simple Linked-List Time Queue

Rather than a simple linked list as described above, a contiguous block of data is set aside where each consecutive position in the block represents the next unit of MRT. If no events are scheduled at a particular time, the entry in the block is null $(-1)$. If the first entry in the block is the present time, PT, then any event to occur $s$ units in the future can be added to the list simply by adding $s$ to the PT pointer and inserting the fanout list pointer in the scheduler block. If the block is 100 units of MRT long, most events will occur within the time-span of the block. A linked list is still used for events outside this range.

Fig. 4.7 shows the structure of the scheduler used in program SPLICE. The program uses two 100 -word blocks as well as the linked lists. As the PT pointer moves down one block, entries may be added to the second block. When PT reaches the end of the first block, it jumps directly to the second block and a swap occurs. When a swap occurs, the first block is cleared and the linked list is searched to find any events which may occur within the next 200 units of MRT. If any are found they are added to the blocks at the appropriate point. Note that if more than one event (fanout list) is scheduled to occur at the same time, the fanout lists are linked as shown in Fig. 4.7.
4.2.4. Schedular Operation A simple example of the way in which the scheduler operates is illustrated in Fig. 4.8. When processing begins at PT, the address of FOL1 is obtained from the time queue. Each entry on FOL1 is then processed in turn. In this case the first entry in the list is a pointer to elemc. EL1. The scheduler determines how many output nodes the element has and then proceeds to check each one. If the first output node is ON 1 , the scheduler finds the node list, checks the node type and depending upon the node type passes the fanin list


Linked List for Events more than 200 units of MRT from TSCB1.

Fig. 4.7 Structure of SpilCE Scheduler Tables.


Fig. 4.8 An Example of the Processing of an Event in SPLICE.
address to either the circuit, timing or logic analysis module of the program. The analysis module then performs the analysis at the node in question, updates the signal values and if a significant change has occured sets a flag, notes the time at which the fanouts should be scheduled and returns control to the scheduler. The scheduler checks the flag and, if it is set, adds the pointer to FOLN at the end of the list at the appropriate point in the time queue. The scheduler then moves on to the next output node of EL1 and continues the processing until no output nodes remain. The scheduler begins processing the next element on list FOL1 and so on until all fanouts from the node have been processed. It then moves on to the next list of node fanouts, FOL2. When all events at PT have been processed, the PT pointer is incremented and the process begins again.

### 4.3. Logic Analysis

With the event scheduler described above, logic analysis is straightforward. When a gate is scheduled, its inputs are evaluated and the logic function of the gate determines the value at the output. If there is a change in a gate output, the appropriate gate delay $t_{D}$ is obtained from the gate model and the gate fanouts are scheduled $t_{D}$ units of MRT in the future.

A spike analysis is performed for each gate and should a spike be detected an entry is made in a spike data file. Spikes are not propagated by SPLICE. This data file may then be interrogated by the user after the analysis. A variety of logic gates are defined by SPLICE and described in App. 3.

Most logic nodes have only one fanin (only one gate determines the logic value at the node) and in this case the fanin !ist contains a single entry. When tristate gates and logic buses are involved, many gates may fan in to a node. When
the logic analysis is performed a node where more than one fanin is present, SPLICE checks the outputs of all other gates connected to the node to see if a bus contention exists. If a conflict is present and more than one gate connected to the node is trying to set its value, a diagnostic message is issued to a bus contention file and the new value is forced at the node.

### 4.4. Timing Analysis

When the scheduler determines that the next node to be processed is a timing node, it calls the timing processor and passes it a pointer to the node fanin list as above. The timing processor then evaluates the nett current charging the grounded node capacitor and computes the change in node voltage for one unit of MRT using a Backward-Euler model for the grounded capacitor. If this change in voltage $\Delta V$ is less than a user-defined value $\Delta V_{s}$, the node fanouts are not scheduled, the node voltages are not updated and control returns to the scheduler. The default value for $\Delta V_{s}$ is 0.1 volt. Note that by not updating the node voltages if $\Delta V$ is less than $\Delta V_{s}$, the program avoids the situation where a slowly-varying node may change over a wide range of voltage without ever exceeding $\Delta V_{s}$ between timepoints and hence without ever having its fanouts scheduled. All node voltages in the program are stored as 16 bit integers to conserve memory and voltages are scaled to lie within the range of $\pm 32767$ units.

SPLICE does not use both a current and an equivalent conductance to model the active devices in the circuit as would be the case in a true Newton-Raphson step. Instead the program predicts the current midway between timepoints and uses a single current source to model each active device. The approach is shown schematically in Fig. 4.9 and resuits in the use of Eqn. 3-9:


Fig. 4.9 The Extrapolation Scheme Used to Predict Timing Element Current.

$$
\begin{equation*}
g^{m}\left(v_{n}\right) v_{n+1}^{m}=i_{n+1}^{m}-\sum_{j=1}^{N} O^{m i f}\left(v_{k}^{j}, k=n, n-1, \cdots\right) \tag{4-1}
\end{equation*}
$$

where now

$$
\begin{equation*}
f\left(v_{k}^{j}, k=n, n-1, \cdots\right)=v_{n}^{j}+\frac{\left(v_{n}^{j}-v_{n-1}^{j}\right)}{2} \tag{4-2}
\end{equation*}
$$

This approach reduces the arithmetic required to evaluate the device models and no penalty in either stepsize or accuracy has been observed.

For a node which is switching rapidly from one voltage level to another, the change in the currents flowing through the active devices over a period of one unit of MRT may be larger than can be tolerated for an accurate simulation. For this reason SPLICE monitors the change in $\mathrm{I}_{\mathrm{ds}}$ for each MOS transistor, $\Delta \mathrm{I}_{\mathrm{ds}}$, and if $\Delta \mathrm{I}_{\mathrm{ds}}$ exceeds a user-defined value $\Delta I_{c}$, the timing analysis timestep is reduced bu a factor of 4 and the analysis is repeated. Hence many internal timesteps may be used by the timing simulation to obtain a satisfactory solution for the node voltage over the one unit of MRT required by the scheduler. For each internal timestep Eqn. 4-1 is used for the evaluation of the voltage at node m but now the coupling terms are evaluated using

$$
\begin{equation*}
f\left(v_{k}^{j}, k=n, n-1, \cdots\right)=v_{n}^{j}+\frac{h_{i}\left(v_{n}^{j}-v_{n-1}^{j}\right)}{2 h_{M R T}} \tag{4-3}
\end{equation*}
$$

where $h_{i}$ is the internal timestep at the node and $h_{\text {MRT }}$ is one unit of MRT.
During the internal solution, if the drain current changes by less than an amount $\Delta I_{D}$, a provision is made to increase the internal timestep.

### 4.5. Circuit Analysis

If the next node to be processed is an external circuit node, the scheduler passes control directly to the circuit analysis module of SPLICE. The data structures used for circuit analysis are more complex than those used for logic and timing analysis and are described in Chap. 5. Once the circuit analysis module has determined which circuit block is to be processed for one unit of MRT it proceeds by evaluating the timing element models for all devices connected to the external circuit nodes, as described in the previous section. This process is illustrated in Fig.410(b). The resulting circuit block is then simulated using algorithms similar to those used in program SPICE2. The Trapezoidal method is used for the integration of capacitor currents and a linked-list sparse matrix structure, described in Chap. 5, is used for the solution of the linear algebraic circuit equations at each NewtonRaphson step.

The circuit simulator may use an internal timestep smaller than one unit of MRT and the extrapolation algorithm of Eqn. 4-3 is used to evaluate the timing element contributions at each Newton-Raphson step.

### 4.6. The Hybrid Interface

The timing analysis and circuit analysis are coupled directly since both simulations use voltages to denote the signal level at a node and hence an additional interface is not required. The logic simulation does require an interface to and from the circuit and timing blocks so that logic levels may be converted to currents and voltages and the voltages of circuit and timing nodes can be converted to logic levels for use in the logic simulation. This interface is included in SPLICE by the use of three types of elements: a thresholder (THRESH) for converting voitages to

(a) Circuit Block and Timing Elements

(b) Equivalent Circuit after Evaluation of the Timing Element Contribution.

Fig. 4.10 Circuit Block Processing in SPLICE.
logic levels, a logic-to-voltage converter (LTV) and a logic-to-current converter (LTC) to convert the logic levels for use in circuit and timing analysis. One of these elements must be included in the simulation whenever a connection is made between a logic gate and circuit or timing transistors.
4.6.1. The Thresholder This element is used to convert the node voltages computed in the logic or timing analysis into one of the four logic levels used in SPLICE. The user can define two threshold levels for each thresholder as shown in Fig. 4.11. For a voitage greater than the logic " 1 " level, a logic " 1 " is propagated into the logic network. If the level is below the logic " 0 " level, a logic " 0 " is propagated. Any level between these two constitutes a logic unknown state ${ }^{\text {n*n }}$.

The high-impedance state is determined by monitoring the equivalent node current and output conductance used in the evaluation of the voltage at the node. If both the current and the conductance values are small an " H " state is propagated.
4.6.2. Logic-to-Circuit Conversion Elements are provided in SPLICE for the conversion of logic levels to voltages and currents. These are the LTV converter and the LTC converter mentioned above. They are identical in form and provide a voltage-source and current-source output respectively for the circuit and timing analysis. The operation of the LTV converter is shown in Fig. 4.12. When a transition occurs from one logic level to another, the converter outputs a ramp. The user can specify the logic " 1 ", logic " 0 " and logic "*" voltage or current levels as well as rise and fall time. If a logic state becomes high-impedance the converter simply holds the voltage or current at its present level. The converter does not include a provision for voltage decay in the high-impedance state.

Fig. 4.11 The Operation of the Thresholder in SPLICE.


## CHAPTER 5

## THE SPLICE PROGRAM

### 5.1. Introduction

The overall structure of SPLICE is shown schematically in Fig. 5.1. Program SPLICE is written for use as a stand-alone batch program or for use with an intelligent terminal for input and output processing. To aid implementation on an intelligent terminal the program is written as three separate modules which communicate via data files.

The input module reads the user's input data and checks for obvious syntax and circuit errors, such as missing device models or a node with only one element connected to it. The input processor produces a binary data file which is then read by the setup and analysis module of SPLICE. The setup and analysis module of the program actually performs the analysis. During the analysis, an output data file is generated for post-processing by the output module. The file contains the voltages or logic levels at all nodes to be plotted by the user for each time the value at the node changed and its fanouts were scheduled to be processed.

The output processor interprets this file and plots the logic or voltage waveforms on an $x-y$ plotter. Examples of the output from SPLICE are : molinded in Chap. 6.

SPLICE is written in FORTRAN and is approximately 8000 statements long. A listing of SPLICE is included in App. 11. This chapter describes the operation of


Fig. 3.1 General Structure of SPLICE.

SPLICE and the data structures it uses. The input processor is described with the types of circuit elements available to the user. A description of the setup and analysis phase follows with a simple circuit example, and finally the output postprocessor is described briefly.

### 5.2. The Input Processor

The input processor reads model, element and analysis control statements which are entered by the user. It links elements to the corresponding model and compacts the input data into a file to be read by the setup and analysis module of SPLICE. The program contains a variety of built-in models for logic gates, transistors and other elements. A list of the elements available in SPLICE is included in App. 3. The format of the input data provided by the user is very similar to that of SPICE2. Some examples of inputs for SPLICE are included in App. 7. After decoding the input data, the input processor generates a binary file whose format is described in App. 4.

### 5.3. Setup and Analysis Module

5.3.1. Introduction A block diagram of the setup and analysis module of SPLICE is shown in Fig. 5.2. The data file generated by the input processor is read by the setup module and the data structures required for analysis are generated. All calculations that can be performed prior to the analysis are also done at this time. After setup is complete, the analysis module is entered and the event scheduler takes over for the duration of the analysis.

SPLICE uses a simple dynamic memory allocation scheme. The memory manager used in SPLICE can allocate fixed blocks of real or integer data and the

transportability of the program was considered in its design. The program uses scratch files during the setup phase to reduce the maximum amount of memory required by the program and to avoid the recessity to relocate data blocks which can be an difficult process in FORTRAN. The scratch files are referenced via subroutine calls to aid conversion of the program to computers with a different file structure.
5.3.2. The Setup Phase The operation of the setup phase is illustrated with the simple example shown in Fig. 5.3. SPLICE reads the element models and allocates a data array for the model type and its parameters as shown in Fig. 5.4. In this case, three models are used: one model for the input source, one for the inverter and the third model for both NAND gates. At the same time the program generates a model map to aid the linking of elements and models which is to follow. Next the circuit elements are read and sorted according to type (logic, timing or circuit) and the size of the fanin and fanout tables are computed and stored in a node map. The program proceeds to generate the data structures for all the nodes including the allocation of storage for the fanin and fanout tables. The tables for the four nodes of Fig. 5.3 are shown schematically in Fig. 5.5. The circuit elements are read back into memory in the compact form described in the previous chapter, and the scheduler table storage is allocated. The data storage for the four elements of the example circuit is shown schematically in Fig. 5.6. By allocating the scheduler storage last, should the linked-list of future events grow during the alysis, its size is not limited by any other blocks allocated later in the setup phase.

Once all the data blocks have been allocated, SPLICE proceeds to generate the fanin and fanout tables and link each element to its model. At this point, the


Fig. 5.3 Example Circuit to illustrate the Data Structures of the Setup Phase.

(a) Model for the Source S1

(b) Model for the NAND gates N1 and N2

(c) Model for Inverter Il

Fig. 5.4 Model Storage for the Example of Fig. 5.3.


Fig. 5.5 SPLICE tebles for the nodes of Fig. 5.3.


Fig. 5.6 SPLICE tables for the Elements
of Fig. 5.3.
elements which comprise circuit blocks must be identified. All elements which require circuit analysis are linked. SPLICE then generates a Model Control Block (MCB) for the first circuit block and repeatedly searches the circuit element list to coalesce all connected circuit elements. These elements are linked to the MCB as illustrated in Fig. 5.7. Once all elements of the first circuit block have been identified, a second MCB is generated and the process is repeated until the circuit element list is empty. Once all the mCBs have been generated and the internal and external circuit nodes associated with each block have been added to the MCB. SPLICE begins to allocate storage for the circuit matrix. The matrix is stored with the circuit nodes as shown in Fig. 5.8. A linked list is used to identify the upper and lower triangular entries of the matrix. The internal circuit nodes are then reordered using a Markowitz scheme [34] to minimize matrix fillins generated during the LU factorization process. the external circuit nodes are not re-ordered as they must occur first in the MCB data array of Fig. 5.4 to allow efficient evaluation of the timing element contributions in the analysis. A mock LU factorization is not performed but the matrix fillins are generated during the first iteration of the circuit analysis.

Once the data structures have been set up, SPLICE reads the first set of analysis requests (until a "GO" statement is encountered) and computes the analysis control data. such as MRT and the voltage scaling factor (for a range of $\pm 32767$ units). A number of pre-analysis data reductions are performed, such as the conversion of gate delays to units of MRT, and all the elements are scheduled at time $t=0$.


Fig. 5.7 Data Structure of a Circuit Model Control Block and Associated Elements


Fig. 5.8 Storage of the Circuit Matrix with the Circuit Node.
5.3.3. The Analysis Phase The analysis phase consists of executing the algorithms described in the previous chapter. When an output event is scheduled SPLICE enters the time and signal level at the node in the output file for pust processing. After the requested simulation time has elapsed, any remaining analysis control requests are executed and the program terminates. A list of analysis control statements available in SPLICE is included in App. 3

### 5.4. The Output Processor

The output processor has been implemented on an off-line HP21-MX minicomputer acting as an intelligent terminal. It can produce plots of selected node waveforms on an X-Y plotter. The format of the output file read by this processor is included in App. 6

# CHAPTER 6 

## PROGRAM PERFORMANCE

### 6.1. Introduction

This chapter presents the results of a number of circuit simulations using SPLICE. The results show that using a hybrid analysis for a large circuit, between one and three orders of magnitude speed improvement and between one and two orders of magnitude reduction in memory requirements can be obtained compared to conventional circuit analysis.

The first example illustrates the use of the hybrid approach to improve analysis speed and the input to program SPLICE is described. The second example, a 256-by-1 bit dynamic RAM circuit, demonstrates the use of concurrent circuit, timing, and logic analysis. The final example, a 700 MOS transistor digital filter circuit, illustrates the speed and stability improvements possible using an eventdriven analysis. The description of each of these circuits, as read by SPLICE, is included in App. 7.

### 6.2. The Binary-to-Hexidecimal Decoder

6.2.1. Timing Analysis The circuit schematic of the Binary-to-Hexidecimal Decoder is shown in Fig. 6.1. It consists of an array of NOR gates and sixteen output inverters to provide an active-low output. The waveforms obtained from program SPLICE using a timing analysis of the circuit are shown in Fig. 6.2. These waveforms agreed with those obtained from a SPICE2 simulation to within $2 \%$ using

Fig. 6.1 Schematic Diagram of the Binary-to-Hexidecimal Decoder Circuit. Note that all in fact a load and driver transistor.each.


Fig. 6.2 Output waveforms for the Timing Analysis of the Hexidecimal Decoder Circuit.
equivalent device models in both programs. A comparison of analysis times between the SPICE? analysis and the SPLICE timing analysis shows that SPLICE is approximately 80 times faster than SPICE2 and requires $5 \%$ of the data storage. Note the spikes in the output waveforms caused by the delay of the input inverters.

Since SPLICE is an event-driven simulator, it only analyzes nodes which are changing at any time during the simulation. This is illustrated in Fig. 6.3 where the "events" used to generate the plot of Fig. 6.2 are shown. Each dot in Fig. 6.3 represents an analysis at that node. Note that while the nodes are not active, they are not processed.
6.2.2. Hybrid Analysis Once the circuit designer is satisfied that the circuit meets the design specifications, a macromodel of the circuit may be constructed using a combination of timing transistors and logic gates. A macromodel for the decoder above is shown in Fig. 6.4. All the internal transistors have been replaced with logic gates and the output inverters are still analyzed using a timing analysis. The input voltages are converted to logic levels using thresholding circuits, and the logic outputs are converted back to voltages to drive the output inverters.

The input file used to describe the circuit is shown in Fig. 6.5(a) and Fig. 6.5(b). The model for each input source (type LSRC) is specified first. The model parameters for the sources are the input levels, followed by a delay time, period, and a set of breakpoints on the piece-wise linear input waveform. The list of inputs is terminated with a -1 . The two MOS transistor models follow. They are used for the transistors in the output inverters. The parameters for these models are described in App. 3. The first model is the driver device (NDRIV) and the


Fig. 6.3 Events processed by SPLICE for the analysis of the Binary-to-Hexidecimal Decoder Circuit.

Fig. 6.4 Macromodel of the Binary-to-Hexidecimal Decoder Circuit. Note only the Output Inverter gates are timing elements.
second model is for the depletion load transistor (NLOAD). The supply voltage for the load is set to 5 volts in the model. Models for the logic inverter and NOR gates are included, each with a rise time of 4 ns and a fall time of 2 ns , derived from the timing analysis results of the previous example. The logic-to-voltage converter model, LTV, defines the rise time (" 0 "-to-" 1 " transition time), fall time (" 1 "-to-" 0 " transition time) and voltages corresponding to logic " 0 ", logic " 1 " and logic unknown "*" respectively. The final model defines C as a grounded capacitor.

The element list follows the ten model specifications described above. The input sources, input logic inverter gates and the sixteen output timing inverters, each of which consists of two transistors, a driver and a load, then follow. The driver transistors have two nodes; a gate node and a drain node. The load simply requires that its gate/source node be specified and the substrate node is assumed to be node 0 . The NOR gates follow in Fig. 6.5(b). These are all four-input gates and the output node number is the first one specified. The logic-to-voltage converters are specified and the capacitance at each output node is set to 0.08 pF , derived from the circuit layout.

The final data required by SPLICE is the list of analysis requests. The OPTS statement sets the time for each output event (plot point) to correspond to each unit of MRT when the node is active. This request also sets the maximum circuit voltage to 7 volts. The TOPTS request sets the timing analysis options. These include the internal step-size control parameters, the ratio of miniml...-yermittedstepsize to one unit of MRT and finally the voltage change required at a node before its fanouts are scheduled ( 0.1 volt). The simulation time is set for 800 ns with each unit of MRT set to $2 n s$.

```
Y-GXIS OME-OF-SIRTEEN DECOOER: HYGRID ANALYSIS (LOGIC AHO TIMIMC)
*
-m0jELS
MBOEL SO LERC: O : ONS LOONS ONS 4ONS SONS gONS IOONS -1,
MODEL Si LSKLG O I ONS 2OONS ONS 3ONS IOONS 19ONS EOONS - 1,
MOOEL SE LSRES O I ONS 4OOHS ONS :3ONS 2OONS 39OHS 4OOHS-1, 
MODEL SJ LSRER D L ONS GOONS ONS 39ONS 4OONS BYGNS 900HS-1,)
```



```
HOOEL i:gO HLOAOC i OO-S EOL 0.i 心 j 0.O 5 100 )
HOOEL INY IHY ( 4NS 2NS)
HOOEL NOR NOR ( 4NS 2MS, 
HODELLYY LTY ( 6NS 3HSO 5 2.J)
MODEL C GCAPR
*
- IMPUT SAUREES
50:So
Si 2 Si
S2 3 S2
S3 + 3J
*
* IHPUT IHVERTERS
1! 37 ! !NY
i2 38 2 ! तV
IJ 39 3 INY
I4 40 4 INV
*
- OUTPUT IMVERTERS
I5 S 4i IDRI
I6 6 42 IDRI
17 7 43 IDRI
I% 8 44 IDRI
IF 9 45 iDRI
18 10 45 IORI
:!1 1! 4? 100!
I:2 12 49 IORI
1:3 13 49 IORI
114 14 50 IDRI
I1S 15 S1 IDRI
I16 16 52 IORI
i:7 17 SJ iORI
1:8 1% 54 IORI
119 i9 55 iDR!
ISO 20 56 IDRI
LS S ILOD
L6 6 ILOO
ILOD
1LOD
1200
L:0 10 1!00
L:1 11 1600
L-12 12 iLOO
6i3 13 1L00
:14 14 ILOD
L15 15 !600
L16 16 :LOD
Li7 17 1LOD
L13 1a !L00
i! is iLOD
LEO IO ILOD
*
* H0R GATES
NO 21! 2 J + NOR
```

Fig. 6.5 (a) Input Data for the Analysis of the Decoder Circuit.

```
H1 22 37 ? 3 4 NOR
N2 23 i 3月 3 4 NCR
HJ 24 3i 38 3 & HOR
H4 25 1 2 こ9 + NOP
HS 26 37 2 59 4 NJR
H5 27 1 3a 59 4 HOR
N7 28 37 38 J3 4 NOR
48 29 1 2 5 40 NOR
49 30 j? 2 J 40 40R
H19 31 1 38 3 40 HOR
H11 32 37 38 3 40 NOR
N12
H13
N14 3E 1 E% 39 40 MOR
N15 35 37 33 39 40 KGR
*
* LOGIE-TO-YOLTAGE COMYERTERS
41 41 21 LTY
424222 6TY
y343 23 LTV
Y4 44 24 LTY
Y5 45 25 LTY
V6 45 26 LTY
VF47 27 LTV
Y5 48 29 -TV
79 49 2% LTY
#10 50 30 LT*
411 5! 31 LTV
Y12 52 32 bif
Y17 53 33 LTV
Y:4 54 =4 LTY
Y:5 53 35 LTY
Y16 56 36 LTV
*
* HODE CAPACITAHCES
CS 5 C 0.08P
C6 6 C 0.08P
C7 7C0.09P
Cg a こ0.0gP
Cg g C 0.0&P
C:O 10 C 0.08P
C:1 11 L 0.03P
C:2 12 C 0.0BP
C1J 13 C 0.0gP
C14 14CO.0&P
C1S 15 C 0.08P
C1516 C 0.08P
C17 1% C 0.08P
C19 18 C 0.,aP
E19 19 C 0.08P
C20 20 C 0.08P
*
* analysis requests
OPTS 1 %.0
IOPTS O.: O.25 1000 0:
TINE 2.QNE BOONS
PLOT 1, 2, 3, 4
PLOT 5, 5, 7, 8, 9, 10, 11, 12
PLO: 15, 14, !5, 15::7,:5, 19, 20
-
60
*
```

Fig． 6.5 （b）Input Data for the Hybrid Analysis of the Decoder Circuit．

The output waveforms for this analysis are shown in Fig. 6.6. Note that they are almost identical to those of Fig. 6.2 except that some of the spikes are missing. This analysis is over an order of magnitude faster than in the previous case. If the circuit simplification process illustrated here is performed carefully, substantial analysis speed improvements can be obtained for a small penalty in accuracy.

### 6.3. The 256-by-1 bit Dynamic RAM

A block diagram of the RAM circuit is shown in Fig. 6.7. The row and column decoders used in the analysis of this circuit are based on the decoder described above and included both logic gates and timing elements. The input/output circuits and storage transistors of the RAM are analyzed using a timing analysis and each sense amplifier is analyzed as a separate circuit block. The sense amplifiers used in the simulation are a modification of the Intel design [35] and the schematic for the sense amplifier and associated "dummy" cell is shown in Fig. 6.8. The input data used for this analysis is included in App. 7.

Fig. 6.9 contains a summary of the statistics provided by SPLICE for the RAM analysis. It also includes estimates for the memory and time requirements of SPICE2 for the same analysis. Fig. 6.10 shows the waveforms produced in a "write1 -read-1" mode and Fig. 6.11 shows the waveforms for a "write-0-read-0". The voltage at the storage node is indicated as $\mathrm{A}_{\mathrm{bii}}$.

The simulation time for this example was estimated to be approximately twenty times faster than for SPICE2. This estimate is based on the MOS model evaluation time and other overhead required in the circuit analysis (App. 9). The simulation could not be performed with SPICE2 as the memory requirement for the SPICE2 analysis exceed 200000 words on a CDC 6400 computer and these resources


Fig. 6.6 Output Waveforms for the analysis of the hybrid macromodel of the Decoder circuit .


Fig. 6.7 Block Diagram of 256-by-1 bit Dynamic RA:I


Fig. 6.8 Schematic Diagram of the Sense Amplifier used in the Analysis of the RAM Circuit. Parameter Values are listed in App. 7.
SPLICE ANALYSIS STATISTICS:


Fig. 6.9 Summary of Statistics for the Analysis of the 256-by-1 bit RAM Circuit.


TIME (X18 ${ }^{9}$ )
Fig. 6.10 Output Waveforms for a "Write 1 Read 1" Operation on the RAM circuit.


Fig. 6.11 Output waveforms for a "Write 0 Read 0" Operation on the RAM circuit.
were not available. The reason the analysis of this circuit does not show the same improvement over SPICE2 as the previous example is that the program must perform a circuit analysis for the sense amplifier which is relatively time-consuming. Another factor is the parallel nature of the circuit. For the short period when the column line is switching, the fanouts of all the storage transistors in the column must be processed. Since each sense amplifier is connected to one of these transistors via the row, for that period of time all sixteen sense amplifiers are analyzed by the program. The separate analysis of these circuits is more time-consuming than a single circuit analysis in this case.

### 6.4. The Digital Filter

Fig. 6.12 shows the block diagram of an integrated circuit which performs a digital filtering function. This simulation involved the analysis of 700 MOS transistors which realize the blocks shown as solid lines in Fig. 6.12 and was performed using a timing analysis. The integrated circuit layout for this example is shown in Fig. 6.13 and the input data used for the analysis is included in App. 7. The input data for SPLICE was derived directly from the integrated circuit layout file, which produced the plot of Fig. 6.13, using another computer program [36].

The waveforms produced by SPLICE are shown in Fig. 6.14(a). The circuit is a serial, pipelined filter and the first 10 clock cycles are used to clear the circuit by clocking zeros into all the shift registers, adders, and multiplexers. A reset pulse is then issued and data pulse is entered into the filter. Note that two power supplies ( 7 and 12 volts) are used in the circuit, hence the different levels seen at the output of the second adder (Sum.B2).

1nחTッ・•



Fig.6.14(a) Output Waveforms for the Digital Filter Example from Program SPLICE.

Fig. 6.14(b) summarizes the statistics produced by SPLICE for this example. The simulation was performed for 4000 units of MRT (lns) and the simulation time is estimated to be over 100 times less than would be required using SPICE2. The circuit was also simulated using a modified version of MOTIS-C [37] on an HP3000 computer and the output waveforms from this analysis are shown in Fig. 6.15. Note the numerical noise present in the MOTIS-C output, particularly evident at the output of the shift register (SR->B1 node). This noise is not present in the splice output due to the filtering effect of the event scheduler (small, oscillatory changes in node voltages do not cause the fanouts to be scheduled) and the variable timestep algorithm used in SPLICE.

The savings obtained from the event scheduling scheme are illustrated in Fig. 6.16. This plot shows the average number of events per node per unit of.MRT and corresponds to the number of nodes processed by the scheduler at each timepoint. The time average of these events indicates that the circuit is less than 20\% active and only during clock transitions does the circuit become highly active. This result supports the claim made earlier regarding the relatively low activity of large digital circuits.

Fig. 6.17 shows the average number of timing analyses per node per unit of MRT. Since SPLICE uses an internal timestep for the timing analysis (and hence a number of internal steps may be used for each unit of MRT) this value can be greater than the number of events per node per unit of MRT of Fig. 6.16

SPLICE ANALYSIS STATISTICS:

| 393 nodes | : 393 timirs |
| :---: | :---: |
| 705 elements | 705 timing |
| Element Storage | 2786 words |
| Node Storage | : 5710 words |
| Setup Time | : 14 seconds |
| Analysis Time | : 460 seconds |
| Events Scheduled | 248626 |
| Timing Analyses | 455460 |


|  | SPLICE | SPICE2 <br> (estimate) |
| :---: | :---: | :---: |
| Total Memory Required 10102 | 210000 |  |
| for Data (words ${ }_{10}$ ) |  |  |
| Total Central Processor <br> Time (seconds) | 475 | 50000 |

Fig. 6.14(b) Sumary of Statistics for the Analysis of the Digital Filter Circuit.


Fig.6.15 Output waveforms for the Digital Filter Example from
Program MOTIS-C.



## CHAPTER 7

## CONCLUSIONS

Circuit simulation programs which accurately predict the voltage and current waveforms. of an electronic circuit are generally too expensive to use for the analysis of LSI circuits. Logic simulators can be used for first-order timing analysis of digital circuits but do not provide the detailed waveform information required in critical parts of the circuit or where tightly-coupled circuit blocks are present.

The hybrid analysis program SPLICE is a simulation program for large-scale integrated circuits which can perform circuit, timing and logic analyses in parallel. While splice is written for use on a CDC 6400 computer, it was designed for use with a minicomputer or similar intelligent terminal as well.

The program uses event-scheduling algorithms, coupled with circuit analysis and timing simulation techniques, to take advantage of some of the properties of large integrated circuits. These techniques reduce the simulation time and memory requirements of the analysis compared with an equivalent circuit simulation. SPLICE is typically between one and three orders of magnitude faster than a circuit-level simulation program when the hybrid analysis techniques are used.

The algorithms developed to permit the paralle! analysis of circuit, timing and logic blocks have been presented. Techniques developed for the partitioning of the analysis which exploit the low circuit activity of large integrated circuits have also been described and a number of example simulations for large integrated circuits are presented. These examples include a 256 -by- 1 bit dynamic RAM circuit, which
was simulated using concurrent logic, timing and circuit analyses, and a 700 MOS transistor digital filter circuit which illustrates the time savings of the eventscheduling algorithm.

The use of an event scheduler for the control of all three forms of analysis has proven very efficient and the analysis instability conditions which result from the decoupling of the circuit elements can be resolved in most cases.

SPLICE was written for the analysis of MOS integrated circuits. The analysis techniques used in the program can be extended to other integrated circuit technologies, such as $I^{2} L$, and possibly to high-speed bipolar technologies like Emitter Function Logic (EFL). Before the program can be used by a circuit designer, a number of enhancements must be added to both the input and the output processors. These include the ability of the input processor to expand nested subcircuits, as in program SPICE2 [1], [11]. A users manual is also required.

Future work in the area of extending techniques of the type used in SPLICE to Register Transfer Level and Functional level simulation seems promising. Errors are often introduced in the process of converting a schematic circuit description to integrated circuit layout, and visa versa. Efficient algorithms to perform these tasks must also be developed to automate the entire design cycle and reduce the chance of human error. In the simplification process used to generate circuit macromodels, it is essential that the accuracy of the model be maintained. Techniques for aiding the designer in the determination of macromoder parameters (such as gate delays, node capacitances, etc.) are also required. This work may include the use of efficient optimization algorithms for the adjustment of macromodel parameters [15].

## APPENDIX 1

## A Table Model for an MOS Transistor

The drain current of an MOS transistor may be expressed in terms of the branch voltages

$$
\begin{equation*}
I_{D S}=F\left(V_{D S}, V_{G S}, V_{B S}\right) \tag{Al-1}
\end{equation*}
$$

where $I_{D S}$ is the drain-to-source current and $V_{D S}, V_{G S}$, and $V_{B S}$ are the drain-tosource, gate-to-source and bulk-to-source branch voltages respectively, as shown in Fig. A1.1.

A table look-up model requires a table containing values of $I_{D S}$ which is indexed by the independent variables $\mathrm{V}_{\mathrm{DS}}, \mathrm{V}_{\mathrm{GS}}$, and $\mathrm{V}_{\mathrm{BS}}$. If n discrete values were chosen for each independent variable the resulting table would require $n^{3}$ storage locations. In practice, $n$ should be at least 100 for circuit or timing simulation and hence the resulting table would require $10^{6}$ entries. This number can be reduced substantially via two simple transformations, as shown in this appendix. The transformations will be developed using a simple quadratic MOS model and then extended to a more accurate set of model equations later.

Consider the Shichman-Hodges model[38] as follows:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{GS}}, \mathrm{~V}_{\mathrm{DS}}, \mathrm{~V}_{\mathrm{BS}}\right)=\mathrm{K}^{\prime}\left(\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{bi}} \cdot \gamma \sqrt{\phi_{\mathrm{s}}-\mathrm{V}_{\mathrm{BS}}} \cdot \frac{\mathrm{~V}_{\mathrm{DS}}}{2}\right) \mathrm{V}_{\mathrm{DS}} \tag{A1-2}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{bi}}, \gamma, \phi_{\mathrm{s}}$ and $\mathrm{K}^{\prime}$ are physical constants for a given device[18]. If the effective gate voltage $\mathrm{V}_{\mathrm{ge}}$ is defined as


Fig. Al. 1 An MOS Transistor and the Branch Conventions.

$$
\begin{align*}
\mathrm{V}_{\mathrm{ge}} & \equiv \mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{bi}}-\gamma \sqrt{\phi_{\mathrm{s}}-\mathrm{V}_{\mathrm{BS}}}  \tag{A1-3}\\
& =\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{t}} \tag{Al-4}
\end{align*}
$$

where $\mathrm{V}_{1}$ is the effective threshold voltage, then a linear table may be used to store the values of $\mathrm{V}_{1}\left(\mathrm{~V}_{\mathrm{BS}}\right)$

$$
\begin{equation*}
V_{1}\left(V_{B S}\right)=T_{B}\left(V_{B S}\right) . \tag{A1-5}
\end{equation*}
$$

Hence Eqn.(Al-2) may be written in the form:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{ge}}, \mathrm{~V}_{\mathrm{DS}}\right)=\mathrm{K}^{\prime}\left(\mathrm{V}_{\mathrm{ge}}-\frac{\mathrm{V}_{\mathrm{DS}}}{2}\right) \mathrm{V}_{\mathrm{DS}} \tag{A1-6}
\end{equation*}
$$

If the maximum permitted gate voltage (corresponding to the largest value of the $V_{G S}$ index) is $V_{\underline{g e}}^{\max }$ and

$$
\begin{equation*}
\Delta V=V_{\underline{g e}}^{\max }-V_{\underline{g e}} \tag{Al-7}
\end{equation*}
$$

then Eqn. (A1-6) may be rewritten in the form:

$$
\begin{align*}
\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{ge}}, \mathrm{~V}_{\mathrm{DS}}\right) & =\mathrm{K}^{\prime}\left(\mathrm{V}_{\mathrm{ge}}^{\max }-\frac{\left(\mathrm{V}_{\mathrm{DS}}+\Delta \mathrm{V}\right)}{2}\right)\left(\mathrm{V}_{\mathrm{DS}}+\Delta \mathrm{V}\right)-\mathrm{K}^{\prime}\left(\mathrm{V}_{\mathrm{ge}}^{\max }-\frac{\Delta \mathrm{V}}{2}\right) \Delta \mathrm{V}  \tag{Al-8}\\
& =\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{ge}}^{\max }, \mathrm{V}_{\mathrm{DS}}+\Delta \mathrm{V}\right)-\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{ge}}^{\max }, \Delta \mathrm{V}\right) \tag{A1-9}
\end{align*}
$$

Thus the drain current at any given $\mathrm{V}_{\mathrm{DS}}$ and $\mathrm{V}_{\mathrm{ge}}$ less than $\mathrm{V}_{\mathrm{ge}} \max$ may now be obtained from the single drain characteristic evaluated at $\mathrm{V}_{\mathrm{ge}}^{\max }$ and the second linear table required is:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{DS}}\right)=\mathrm{T}_{\mathrm{D}}\left(\mathrm{~V}_{\mathrm{DS}}, \mathrm{~V}_{\mathrm{ge}}^{\max }\right) \tag{Al-10}
\end{equation*}
$$

This transformation is illustrated graphically in Fig. A1.2 and corresponds to moving the origin of the drain characteristic along the characteristic evaluated at $\mathrm{V}_{\mathrm{ge}}^{\max }$.

A third linear table is required to store the output conductance in saturation for each value of effective gate voltage:


Fig. Al. 2 The Effect of the Gate Transformation is to move the Origin along the $\mathrm{V}_{\mathrm{GS}}$ (max)
Characteristic.


Fig. Al. 3 Comparison of Table Look-Up Model with Real Device. For the device, $W=11 u \mathrm{~L}=22 \mathrm{u}$.

$$
\begin{equation*}
\mathrm{G}_{\mathrm{sal}}\left(\mathrm{~V}_{\mathrm{ge}}\right)=\mathrm{T}_{\mathrm{G}}\left(\mathrm{~V}_{\mathrm{ge}}\right) \tag{A1-11}
\end{equation*}
$$

Hence rather than a table of $n^{3}$ entries only $3 n$ locations and two additional subtractions are required to obtain the drain current at any device operating point.

This approach relies on the quadratic form of the Shichman-Hodges model. The transformations may however be used with a more accurate model if some pre-scaling of the current is performed. Consider the following model where the first-order effects of variation of depletion charge stored under the channel with drain voltage are included [39],[18]:

$$
\begin{align*}
\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{GS}}, \mathrm{~V}_{\mathrm{DS}}, \mathrm{~V}_{\mathrm{BS}}\right)= & \mathrm{K}^{\prime}\left(\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{bi}}-\frac{\mathrm{V}_{\mathrm{DS}}}{2}\right) \mathrm{V}_{\mathrm{DS}}  \tag{Al-12}\\
& \quad-\frac{2}{3} \gamma\left[\left(\mathrm{~V}_{\mathrm{DS}}+\phi_{\mathrm{S}}-\mathrm{V}_{\mathrm{BS}}\right)^{1.5} \cdot\left(\phi_{\mathrm{S}}-\mathrm{V}_{\mathrm{BS}}\right)^{1.5}\right]
\end{align*}
$$

where $\mathrm{V}_{\mathrm{bi}}, \gamma, \mathrm{K}^{\prime}$ and $\phi_{\mathrm{s}}$ are as before. It is necessary to maintain the threshold voltage $\mathrm{V}_{\mathrm{t}}$ and the saturation current of the device $\mathrm{I}_{\mathrm{Dsat}}$ under the transformation. The saturation voltage $V_{D s a t}$ is defined as the value of $V_{D S}$ for which $\frac{\partial I_{D S}}{\partial V_{D S}}=0$ and hence from Eqn. (A1-12)

$$
\mathrm{V}_{\mathrm{DSaI}}\left(\mathrm{~V}_{\mathrm{GS}}, \mathrm{~V}_{\mathrm{BS}}, \mathrm{~V}_{\mathrm{bi}}\right)=\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{bi}}+\frac{\gamma^{2}}{2}\left[1-\sqrt{1+\frac{4}{\gamma^{2}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{bi}}+\phi_{\mathrm{s}}+\mathrm{V}_{\mathrm{BS}}\right)}\right](\mathrm{A} 1-13)
$$

For the previous model, from Eqn.(A1-2)

$$
\begin{equation*}
V_{D s a t}\left(V_{G S}, V_{B S}, V_{b i}\right)=V_{G S}-V_{b i}-\gamma \sqrt{\phi_{\mathrm{s}}-V_{\mathrm{BS}}} . \tag{Al-14}
\end{equation*}
$$

Now substitute Eqn.(A1-14) into Eqn.(A1-12) and solve for an effecuve built-in voltage $\mathrm{V}_{\mathrm{bi}}$ to maintain $\mathrm{V}_{\mathrm{t}}$ under the transformation:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{bi}}^{\prime}=\mathrm{V}_{\mathrm{t}}-\gamma \sqrt{\mathrm{V}_{\mathrm{GS}}+\phi_{\mathrm{s}} \cdot \mathrm{~V}_{\mathrm{t}}} \tag{A1-15}
\end{equation*}
$$

where

## A1.4

$$
\begin{equation*}
\mathrm{V}_{\mathrm{t}}=\mathrm{V}_{\mathrm{bi}}+\gamma \sqrt{\phi_{\mathrm{s}}-\mathrm{V}_{\mathrm{BS}}} \tag{Al-16}
\end{equation*}
$$

A scale factor may then be computed at $\mathrm{V}_{\mathrm{gc}}^{\max }$ and used to generate the linear table TD

$$
\begin{align*}
\mathrm{V}_{\text {Dsat }} & =\mathrm{V}_{\text {Dsat }}\left(\mathrm{V}_{\mathrm{ge}}^{\max }, 0, \mathrm{~V}_{\mathrm{bi}}\right)  \tag{Al-17}\\
\mathrm{V}_{\text {Dsat }}^{\prime} & =\mathrm{V}_{\text {Dsat }}\left(\mathrm{V}_{\mathrm{gc}}^{\max }, 0, \mathrm{~V}_{\mathrm{bi}}^{\prime}\right)  \tag{A1-18}\\
\mathrm{I}_{\text {sat }} & =\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{ge}}^{\max }, \mathrm{V}_{\text {Dsat }}, 0\right)  \tag{A1-19}\\
\mathrm{I}_{\text {Dsat }}^{\prime} & =\mathrm{I}_{\mathrm{DS}}\left(\mathrm{~V}_{\mathrm{gc}}^{\max }, \mathrm{V}_{\text {Dsat }}^{\prime}, 0\right)  \tag{A1-20}\\
A & =\frac{\mathrm{I}_{\text {Dsat }}}{\mathrm{I}_{\text {Dsat }}} \tag{A1-21}
\end{align*}
$$

The table is then generated by using Eqn. (A1-12) scaled by A

$$
\begin{equation*}
T_{D}\left(V_{G S}, V_{D S}, V_{B S}\right)=A I_{D S}\left(V_{G S}, V_{D S}, V_{B S}\right) \tag{A1-22}
\end{equation*}
$$

The back-gate table $T_{B}$ and the output conductance table $T_{G}$ are generated as described for the simple model.

This table has been used successfully in simulation programs MOTIS-C(App. 8). SPICE2(App. 9) and SPLICE(Ch. 5). An example of the table generated for an actual device is included as Fig. A1.3.

## APPENDIX 2

## Floating Capacitors in Timing Analysis

The decoupling process used in a timing simulator introduces a numerical delay between the circuit nodes and for tightly coupled nodes this delay can cause inaccuracy. This problem arrises with both the floating capacitor and floating MOS transistor, or transfer gate (Fig. A2.1), models which are included in SPLICE and MOTIS-C.

An investigation of the stability and accuracy of the decoupling procedure when used with these elements has shown that for floating capacitors the admittance matrix must be inverted at each timepoint. For transfer gates the decoupling scheme is satisfactory provided the change in drain to source voltage is kept small between timepoints.

Consider the floating capacitor shown in Fig. A2.2. It is connected between nodes 1 and 2 which have conductances $G_{1}$ and $G_{2}$ to ground and are driven by currents $I_{1}$ and $I_{2}$ respectively. If the Trapezoidal Rule is used to integrate the capacitor current, at time $t_{n+1}$ :

$$
\begin{align*}
I_{c}^{n+1} & =\frac{2 C}{h}\left(V_{c}^{n+1}-V_{c}^{n}\right)-I_{c}^{n}  \tag{A2-1}\\
& =\frac{2 C}{h}\left(\Delta V_{2}-\Delta V_{1}\right)-I_{c}^{n}
\end{align*}
$$

where $\Delta V_{2}=V_{2}^{n+1}-V_{2}^{n}, \Delta V_{1}=V_{1}^{n+1}-V_{1}^{n}$ and $h$ is the integration timestep. Kirchhoff's current law is then applied to nodes 1 and 2 respectively:


Fig. A2.1 An MOS Transfer Gate


Fig. A2. 2 Floating Capacitor and Terminations


Fig. A2.3 Equivalent Circuit Model for Decoupled Equations.

$$
\begin{align*}
& \left(G_{1}+G_{c}\right) \Delta V_{1}-G_{c} \Delta V_{2}=I_{c}^{n}-I_{G_{1}}^{n}-I_{1}^{n+1}  \tag{A2-2}\\
& -G_{c} \Delta V_{1}+\left(G_{2}+G_{c}\right) \Delta V_{2}=-I_{c}^{n}-I_{G_{2}}^{n}-I I_{2}^{n+1} \tag{A2-3}
\end{align*}
$$

where $G_{c}=\frac{2 C}{h}$
Eqns. A2-2 and A2-3 are coupled and a matrix inversion is required for their solution. This inversion is relatively expensive in a timing simulation program. By replacing $\Delta \mathrm{V}_{2}$ in Eqn. 2-2 by $\delta \mathrm{V}_{2}$ and $\Delta \mathrm{V}_{1}$ in Eqn. A2-3 by $\delta \mathrm{V}_{1}$, where $\delta \mathrm{V}=\mathrm{V}^{\mathrm{n}}$ -$\mathrm{V}^{\mathrm{n}-1}$, equations A2-2 and A2-3 become:

$$
\begin{align*}
& \left(\mathrm{G}_{1}+\mathrm{G}_{\mathrm{c}}\right) \Delta V_{1}=I_{c}^{\mathrm{n}} \cdot \mathrm{I}_{\mathrm{G}_{1}} \cdot I_{1}^{\mathrm{n}+1}+\mathrm{G}_{\mathrm{c}} \delta V_{2}  \tag{A2-4}\\
& \left(\mathrm{G}_{2}+\mathrm{G}_{\mathrm{c}}\right) \Delta V_{2}=-\mathrm{Ic}^{\mathrm{n}} \cdot I_{\mathrm{G}_{2}}^{n}-I_{2}^{n+1}+\mathrm{G}_{\mathrm{c}} \delta V_{1} \tag{A2-5}
\end{align*}
$$

where all the quantities in the right-hand-side of Eqns. A2-4 and A2-5 are now known following the solution at $t_{n}$. This substitution has introduced a numerical delay into the equations relating the voltages at nodes 1 and 2 and will adversely effect the integration accuracy.

The equivalent circuit model for the solution of equations A2-4 and A2-5 is shown in Fig. A2-3. A stability analysis of the above model produces the characteristic polynomial:

$$
\begin{align*}
& {\left[\frac{h^{2} G_{1} G_{2}}{4 C^{2}}+\frac{h G_{1}}{2 C}+\frac{h G_{2}}{2 C}+1\right] z^{4}+\left[\frac{h^{2} G_{1} G_{2}}{2 C^{2}}-2\right] z^{3}} \\
& \quad+\left[\frac{h^{2} G_{1} G_{2}}{4 C^{2}}-\frac{h G_{1}}{2 C}-\frac{h G_{2}}{2 C}\right] z^{2}+2 z-1=0 \tag{A2-6}
\end{align*}
$$

The roots of this polynomial, for various values of stepsize $h$, are plotted in Fig. A2.4. Since the roots lie within the unit circle for all values of $h$ the scheme is unconditionally stable. The presence of complex roots indicates the method


Fig. A2.4 Root Locus for Modified Trapezoidal Method.


## A2.3

produces an oscillatory solution for large $h$.
The inclusion of linear and quadratic predictors to obtain a better estimate for the voltage at the next timepoint does not significantly improve the accuracy of this approximation. For this reason, rather than reduce the timestep to a very small value to avoid oscillation, the admittance matrix for the floating capacitor must be inverted.

The transfer gate is almost always operating in the linear region and hence is not completely bilateral. For this reason, somewhat larger timesteps may be used before the analysis begins to show oscillation and the decoupling scheme described above is used for transfer gates.

## APPENDIX 3

## splice Input Elements

The following tables describe the input format and parameters for logic, timing and circuit elements used in SPLICE.

A3.1


Table 3.1 SPLICE Logic Elements and their Parameters


Table 3.2 SPLICE Timing Elements and their Parameters.
MODEL TYPE
NMOSE
PMOSE
NMOST
PMOST
NMOSC
PMOSC
R
C
Resistor

| $\mathrm{N}-\mathrm{Ch}$. MOS transistor (Eqns) | W/L. Vt Kp Cam Phil lam |
| :---: | :---: |
| P-Ch. MOS tr. (Eqns) | W/L Ve Kp Gam Phi Lam |
| $\mathrm{N}-\mathrm{Ch} . \mathrm{MOS}$ tr. (ld table) | W/L. Ve Kp Gan Phi La |
| P-(\%. MOS tr. (ld table) | W/I. Vt Kp Gam Phi laan |
| N -(h. MOS tr. (empirical) | (measured table values) |
| p-(ih. MOS tr. (empirical) | (measured table values) |
| Resistor | val |

2iltin
$W / L=$ width-to-length ratio, Vtazero blas threshold voltage, Kp=transconductance per unit gate voltage, lhi $=$ surface potential for strong inversion, Lam $=$ output conductance factor for saturation region, * indlcates the element has not been fully implemented or extensively tested.
Table 3.3 SPLICE Circuit Elements and their parameters.

| STATEMENT | DESCRIPTION |
| :--- | :--- |
| PRINT | Print node voltages |
| PLOT | Plot node voltages |
| TIME | Set simulation time and MRT |
| LOPTS | Set logic analysis options |
| TOPTS | Set timting analysis options |
| COPTS | Set circuit analysis options |
| GO | Begin analysis |
| END | End this simulation run |
| SETDC | Set node voltages for a dc analysis |
| SETTR | Set node voltages for a transient analysis |
| DCOP | Compute the dc operating point |
| SUST | Simulate until stable (scheduler queue is empty) |
| UNDEF | List all nodes whose signal levels are not 1 or 0 |

Table 3.4 SPLICE Analysis Commands

## APPENDIX 4

## Input Processor Data Structure

Fig. A4.1 shows the structure of the file produced by the input processor. Device models are stored first followed by elements, control statements and the node map which translates the user-defined signal paths to SPLICE internal node numbers.


| Control Typ |
| :---: |
| Numpar |
| $c 1$ |
| $c 2$ |
|  |
| $(-1)$ |



Fig. A4.1 Structure of the file produced
by the Input Pre-processor. Numpar
is the number of parameters and Numnod
is the number of nodes.

## APPENDIX 5

## Setup and Analysis Data Structures

The following figures illustrate the setup and analysis data structures, with program variable names used wherever appropriate.

(a) Logic Node. Note the last two Logic values are packed into one word.

(b) Timing Node. LOCCAP is a pointer to the node capacitance Value.

LOCNOD $\rightarrow |$| LOCFOL |
| :---: |
| LOCFIL |
| 3 or 4 |
| $T s^{\text {r }}$ |
| Vn-I |
| $V n$ |
| LOCDIA |
| LOCUPR |
| LOCLWR |

(c) Circuit Node. Type 3 is external-circuit Type 4 is internal-circuit.

Fig.A5. 1 Data Structure for Logic, Timing and Circuit Nodes

The fanout list origin is then used by the scheduler to schedule the fanouts to be processed at the appropriate time in the future.

Thus the lists for an element contains the element connection information and a pointer to the model information. The node list contains information about the state of the signal level at the node, pointers to fanout and fanin lists, and some parameter information.
4.2.3. Data Structure of the Time Queue Efficient processing of the time queue is critical to the overall performance of the program. The time queue contains the fanout lists of all nodes scheduled to be processed and the time at which they are scheduled to be processed. A simple way of storing these entries is the linked list structure of Fig. 4.6. The scheduler moves along this time-ordered linked list where each entry in the list contains the time the fanouts of a node are to be processed and a pointer to the fanout list of the node. As each event is executed, the scheduler processes each element on the fanout list in an arbitrary order. Once the elements on th list have been processed, the simulator moves to the next entry in the time queue. It may contain a list to be processed at the same time as the last list or a list to be processed some time in the future. Any events generated as each list is processed are inserted in the time queue at the time they are due to occur. Unfortunately, if an event is scheduled to occur more than one unit of MRT into the future, the process of inserting it in the time queue may involve searching many entries already in the queue before its place can be de+nmined and hence this scheme is relatively inefficient. By observing that most events occur within a few units of MRT from the present time (PT), a more efficient scheme may be used [5], [33].

$\mathrm{T} 4>\mathrm{T} 3>\mathrm{T} 2>\mathrm{T} 1=\mathrm{PT}$

Fig. 4.6 Simple Linked-List Time Quene

(a) Structure of Logic and Timing Elements Noutput is the number of output nodes. Nopl-Nopn are the output node pointers and Nipl-Nipm are the input node pointers.

(b) Structure of Circuit Element. Same as above except the second word is used to link the elements associated with the same Model Control Block.

Fig. A5. 2 Data Structure for Logic, Timing and Circuit Elements.


Fig. A5.3 Data Structure for the Scheduler. TIME is the present analysis time and LOSFOL is the scheduled fanout list. See subroutine SWAP for more details

## APPENDIX 6

## Output Processor Data Structure

Fig. A6.1 shows the structure of the file produced by SPLICE for the output postprocessor.


Fig. A6.1 Format of the file produced for the Output Post-Processor. Last Time and Last Value are the previously Scheduled Time and Value respectively.

## APPENDIX 7

## Input Data for Example Circuits

This appendix contains the input data used by SPLICE for the analysis of the Binary-to-Hexidecimal Decoder, 256 -by-1 bit Dynamic RAM and Digital Filter examples of Chap. 6.

```
Y-AXIS OHE-OF-SIXTEEN OECODER: HYBRIO AMALYSIS (LOGIC AND TIMING)
*
* mODELS
HOOEL SO LSRCS O I ONS 1OONS ONS 4ONS 5ONS GONS 1OONS - 1 ,
HODEL SI LSRCC O I OHS 2OOHS ONS GONS LOONS IGONS 20ONS - 1,
AROEL S2 LSPCR O I ONS 4OONS ONS 13GNS 2OONS 39ONS 4OCHS - 1,
HODEL S3 LSRC: O O ONS SONNS ONS JFONS 4OONS 79ONS 8OONS - 1,
MOOEL IORI HORIV( 2.00 0.5 2OU 0.7 0.6 0.0 5 100,
HODEL ILOD HLOAOS 1.00-5 2OU 0.7 0.6 0.0 5 100,
ACDEL INY INY ( 4HS 2HS)
MODEL MOR NOR ( 4NS 2HS,
MODEL LTY LTY ( 6NS 3NS 0 5 2.5)
HODEL C GGAPR
*
* IMPUT SOURCES
SO 1 So
S1 2 S1
S2 3 52
53 4 53
*
* IHPUT IMVERTERS
11 37 1 IHY
I2 38 2 INV
I 3 39 3 INV
I4 40 4 INY
*
* OUTPUT IHVERTERS
IF S 41 IORI
I6 6 42 IDRI
17 7 43 IDRI
18 3 44 IDRI
19 3 45 ICEI
110 10 46 10RI
I11 1! 4T IDRI
12 12 49 IDRI
I13 13 49 IDRI
114 14 50 IDRI
I:S 15 51 IDRI
116 16 52 IORI
117 17 53 IDRI
113 18 54 IDRI
119 19 55 IDRI
120 20 56 IORI
LJ 5 ILOD
L6 6 ILOD
L7 ILOD
L8 1LOD
L9 ILOD
10 10 1LOD
L11 11 ILOD
112 : 12 OO
L13 13 ILOD
L14 14 1LOD
L15 15 ILSD
L16 16 ILCO
L17 17 ILOD
L!8 18 ILOD
L19 13 ILOD
L20 20 ILOD
*
* nar útess
H0 21 1 2 3 < HOR
```

```
H1 22 37 2 3 4 HOR
H2 23 ! 38 J & HOR
H3 24 37 38 3 4 HOR
H4 25 1 2 39 4 HOR
HS 25 37 2 39 4 HOR
46 27 1 38 39 4 NOR
H7 28 57 38 39 4 HNR
H8 29 1 2 % 3 40 HOR
H9 30 37 2 3 to HOR
H10 31 1 38 3 40 NOR
H11 32 37 38 3 40 NOR
N12
H13 34 37 2 39 40 MOR
H14 35 1 38 39 40 NOR
H15 36 57 38 39 40 NOR
LOGIC-TO-VOLTAGE COHYERTERS
VI 41 21 LTV
42 22 LTY
Y3 43 23 LTY
V4 44 24 LIY
5 45 23 LTV
Y6 46 28 LTY
V747 27 LTV
Y0 48 28 Li%
V9 49 29 LTY
V10 50 30 LTV
VII 51 31 LTV
4!2 52 32 LTV
4!3 53 33 LT4
Y!4 F4 34 LTY
YIF 55 35 LT!
V16 $6 36 LTV
* HODE CAPACITAMCES
CJ S C0.08P
CG 6 C 0.08P
C7 7C0.08p
C8 B C0.08P
C9 g E 0.08P
6:0 10 C 0.08P
C11 11 C 0.0aP
C12 12 C 0.08P
C13 13 C 0.08P
C14 14C0.08P
C15 15 C 0.0gP
C16 16 C 0.08P
C17 17 C 0.089
Clg :8 C 0.0aP
C19 19 C 0.08P
C20 20 6 0.08P
- ANGLYSIS REQUESTS
IPTS 1 7.0
TOPTS 0.1 0.OE 1习习2 0.:
TINE 2.ONS 8OONS
PLOI 1, 2, 3. 4
PLOT 5, 6, 7, 8, 9, 10, 11, 12
PLJT 15, !&, 15, l5, i7, !5, :9, 20
50
*
```



| hor intes |  |  |  |
| :---: | :---: | :---: | :---: |
| HO | 21 | 1 | HORI |
| HO | 21 | 2 | HORI |
| HO | 21 | 3 | NORI |
| 40 | 21 | 4 | HORI |
| * |  |  |  |
| HI | 22 | 37 | MORI |
| H1 | 22 | 2 | HOR! |
| N 1 | 22 | 3 | HDRI |
| Nt | 22 | 4 | NDRI |
| + 4 HDRI |  |  |  |
| H2 | 23 | 1 | HDRI |
| H2 | 23 | 38 | HOR! |
| N 2 | 23 | 3 | HDRI |
| N2 | 23 | 4 | NDRI |
| - ${ }^{\text {a }}$ ( 37 HDRI |  |  |  |
| ${ }^{3}$ | 24 | 37 | HDRI |
| H3 | 24 | 38 | MORI |
| H3 | 24 | 3 | MORI |
| H3 | 24 | 4 | HORI |
| + |  |  |  |
| H4 | 25 | 1 | HDRI |
| H4 | 25 | 2 | HDRI |
| H4 | 25 | 39 | HDRI |
| H4 | 25 | 4 | HDRI |
| * |  |  |  |
| H5 | 25 | 37 | HORI |
| HS | 26 | 2 | HORI |
| N5 | 26 | 39 | MORI |
| N5 | 26 | 4 | HDRI |
|  |  |  |  |
| H6 | 27 | 1 | HDRI |
| H6 | 27 | 39 | HOR! |
| H6 | 27 | 39 | HDRI |
| H6 | 27 | 4 | KDRI |
| * |  |  |  |
| H 7 | 28 | 37 | HDR i |
| N7 | 28 | 38 | HDRI |
| H7 | 28 | 39 | HORI |
| N7 | 28 | 4 | HDRI |
| * |  |  |  |
| He | 29 | 1 | HDRI |
| H8 | 29 | 2 | NDRI |
| H 9 | 29 | 3 | HDRI |
| H8 | 29 | 40 | HDRI |
| - |  |  |  |
| H9 | 30 | 37 | NORI |
| H9 | 30 | 2 | HDSI |
| N9 | 30 | 3 | HDRI |
| H9 | 32 | 40 | HDR! |
|  |  |  |  |
| H10 | 31 | 1 | NORI |
| H1O | 31 | 33 | HDR |
| N10 | 31 | 3 | NDRI |
| Hio | 31 | 40 | HDRI |
| * |  |  |  |
| H11 | 32 | 37 | HDRI |
| H11 | 32 | 38 | HDRI |
| M11 | 32 | 3 | HORI |
| H11 | 32 | 40 | HOR: |
|  |  |  |  |

```
M12 33 1 NORI
N12 33 2 NDRI
N12 33 39 HDRI
N12 33 40 NORI
N12
H13 34 37 HORI
N13 34 2 NORI
H13 34 39 NDRI
N13 3440 MORI
*
H14 35 1 HORI
H14 35 39 HDRI
H14 35 39 NORI
H14 35 40 NORI
*
HIF 36 37 HORI
M15 36 38 NDRI
HIS 36 39 NDRI
N15 36 40 NDRI
MO 21 NLOO
H1 22 HLOD
H2 23 MLOD
M3 24 HLND
N4 25 HLOD
MS 26 HLOO
H6
H7
n9 30 NLOD
M10 31 NLDD
M11 32 HLOO
H12 33 HLDO
H13 34 HLOD
M14 35 HLOD
H15 36 HLOD
* HODE CAPACITAHCES
CF 5 C 0.08P
C6 6 C J.08P
67 PC 0.98P
Cg 8 C 0.03P
C9 9 C 0.08P
C10 10 C 0.08P
C11 11 C 9.08P
C12 12 C 0.08P
613 13 C 0.08P
C14 14 C 0.08P
C15 15 C0.08P
C16 16 C 0.08P
C17 17 C 0.08P
C18 10 C 0.08P
C19 19 C O.00P
620 20 C 0.08P
C21 21 c 0.10P
<22 22 6 0.10P
C23 23 C 0.10P
C24 24 C 0.10P
C25 25 E O 10P
CE6 25 C O.10P
Eこ? 27 C 0.109
Cこ8 29 E 0.10P
```

```
C29 29 C 0.10P
C30 30 C 0.10P
C31 31 C O.10P
C32 32 C 0.10p
C3J 33 C U.10P
C34 34 C 0.10P
C35 35 C O.10P
C36 36 C O.10P
C3? 3% C 0.08P
C38 38 C 0.08P
C39 39 C 0.08P
C40 40 C 0.08P
*
* RNALYSIS REQUESTS
OPTS 1 7.0
TOPTS 0.1 0.05 1000 0.1
TIME 1.SNS GOONS
PLOT 1, 2, 3, 4
PLOT 5, 6, 7, 8, 9, 10, 11, 12
PLOT 13,14,15,16,17,18,19, 20
*
GO
*NO
```

```
256-9IT RAMI HYBRID ANALYSIS (CIRCUIT, TIMING & LOCIC)
```

* 
- MODELS

|  |  |  |  |  |  |  |  | 1.15 | ANO | CX 5 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| กnde: | AO | LSRC: | 0 | 1 | ONS | 200NS | ONS | 2OHS | 23*S | 190 NS | 200HS |  | ) |
| MSDEL | A 1 | LSRC? | $\checkmark$ | 1 | OHS | 20.JNS | 2NS | 204s | 23NS | 19OHS | 200HS |  |  |
| MUDEL | A 2 | isRC | 0 | ! | OHS | 200世5 | 945 | 2Ons | 23NS | 190NS | 200 HS | 1 | , |
| TODEL | ค 3 | LSRCC | 0 | 0 | ONS | 200HS | ONS | 20HS | 23 HS | 130 NS | 200 NS | 1 | , |
| MODEL | A 4 | LSRCS | 0 | 0 | 1 NHS | 200 NS | OHS | 20HS | 23 HS | $190 N S$ | 200MS |  |  |
| MODEL | A5 | LSRCC | $\bigcirc$ | 1 | 1 OHS | 200 HS | OHS | 20ns | 23 HS | 190 HS | 209115 |  |  |
| HOOEL | A5 | LSRCC | 0 | 1 | 1ONS | 200HS | ONS | 20NS | 23 NS | :9ONS | 200 NS |  |  |
| HOOEL | 97 | LSRCC | 0 | 0 | 1OHS | 200 NS | ONS | 2OHS | 23 HS | 190 NS | 200 NS | -1 |  |

- 





-

- iINIHG TRANSISTOR MODELS FOR DECODER AHD I/O CIRCUITS
MGOEL IDRI NORIVS 2.000 .52040 .70 .80 .0 g 100 ,

HJOEL TKSH HTXG (1.00 0.5 2000.70 .60 .05100 ,
MODEL NSTE MTXG C $1.000 .520 U 0.70 .60 .05100$

- 
- CIRCJIT TRAMSISTIDR MODESS FOR SENSE AMPLIFIERS
HOEEL TXSL NHOSES $3.000 .520 U 0.70 .60 .0$,
HODEL TXSF H月OSE $30.00 .520 U 0.70 .60 .0$ )
MODEL TXSS HAOSES 1.00 0.5 2000.70 .60 .0 )
MOQEL OSEM MROSE! 20.0 0.5 2000.70 .60 .0 ,
- 
- models for ounny-select oecoders
MOCEL IHY THY ( 4 HS 2HS )
HODEL MOR HOR ( $\angle H S Z H S$ )
- 
- LOGIC-TO-VOLTAGE COKYERTER AHO CAPACITOR HOOELS
MODEL LTY LTY ( $6 H S$ 3HSO5 2.5)
MODE: C GCAPR
$\cdot$
- COLUAH DECODER
- 
- ADORESS LIHES: 1-AO, 2-A1, 3-A2, 4-A3
- 
- IHPUT IHYERTERS

| 11 | 37 | 1 | I NY |
| :--- | :--- | :--- | :--- |
| 12 | 33 | 2 | 1 HY |

1j 393 IMY
14 40 4 INV


- nor gatss

| No | 21 | 1 | 2 | 3 | 4 | HOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N1 | 22 | 37 | 2 | 3 | 4 | HOR |
| N 2 | 23 | 1 | 38 | 3 | 4 | HOR |
| H 3 | 24 | 37 | 38 | 3 | 4 | MOR |
| 84 | 25 | i | 2 | 33 | 4 | HOR |
| \$15 | 26 | 57 | 2 | 39 | 4 | MOR |
| 46 | 27 | 1 | 38 | 39 | 4 | MOR |
| 47 | 28 | 37 | 38 | 39 | 4 | H08 |
| 48 | 29 | 1 | 2 | 3 | 40 | HOR |
| 49 | 30 | 37 | 2 | J | 40 | HOR |

```
N10
NIL 32 37 38 3 40 HOR
H12 33 1 2 39 40 H0R
NIJ 34 3% 2 J9 to HOR
N14 35 1 38 39 40 NOR
N1S 36 37 38 39 40 NOR
*
* LOGIC-TD-YOLTAGE CONYERTERS
Y! 41 21 LTY
V2 42 22 LTY
VJ 43 23 LTV
V4 44 24 LTV
Y5 45 25 LTY
V6 46 26 LTY
V7 47 27 LTV
Y% 48 28LTV
V9 49 29 LTY
Y10 30 30 LTY
VII 51 31 LTY
V12 52 32 LTY
Y13 53 33 LTY
Y14 54 34 :TY
Y15 55 35 LTY
Y16 56 36 LTY
*
* Y-aXIS ADDRESS DECODER AHD I/O SELECT
*
* IHPUT ADORESS LIMESI 101-A4, 102-A5, 103-A6, 104-AT
* CATA IH: 161, DATA OUT: &62, RIN SELECT: 16J
*
* IHPUT INYERTERS
I1 137 101 INY
12 138 102 INY
I3 139 103 INY
14 :40 104 INY
*
* OUTPUT IHVERTERS
I5 1000 141 IORI
Is 1100 142 IDRI
if 1200 i43 IORI
I8 1300 144 IDRI
19 1400 145 IORI
110}1500 146 IOR
I11 1600 147 IORI
112 1700 148 IORI
I13 1800 149 IDRI
I14 1900 150 IDRI
I15 2000 151 IORI
1:6 2100 152 IDRI
I17 2200 153 IDRI
I18 2300 154 IDRI
I19 2490 :55 IDRI
I20 2520 i5G IDRI
L5 1000 ILOD
LO 1100 ILOO
L7 1200 ILOO
L8 1300 1L00
L9 1400 ILOD
L10 1500 ILOD
L11 1600 1200
L12 1700 ILOO
```



```
*
* OATA rEAD/HRITE CIRCUITRY
T01 161 160 16J NSTG
TDO 160 162 164 NSTG
IRY 164 :63 IDPI
LRY 154 ILOO
C160 160 C O.0SP
C162 162 C O.OAP
C164164 C0.08P
*
* DATA IN: HODE 161, TIMING SOURCE
* DATA OUT: HODE 162, VOLTAGE
* R/U SELT: NOOE 16J, TIHIHG SOURCE ( 12-URITE, O-READ )
*
*
* NOOE CAPACITAHCES
C5 100O C O.08P
C6 1100 C 0.08P
C7 1200 C 0.08P
CS 1300 C0.08P
C9 1400 C 0.08P
C10 1500 C 0.08P
C11 1600 C 0.08P
C12 1700 C 0.08P
C13 1800 C 0.0.0P
C14 1900 C0.08P
C15 2000 C 0.0日P
C16 2100 C 0.08P
C17 2200 C 0.0日P
C18 2500 C 0.08P
E19 2400 C 0.08P
C20 2500 C 0.08P
*
* SEHSE AMP GHD SIORAGE DEVICES, ROU 1000
*
* LEFT &IT LINE: 100I
- RIGHT 8IT LIHEI 1002
* STORAEE NODES: 1041 - 1048 (LEFT), 1049 - 1056
= 2OY SELECT , 1000
* VOD : 12
*
* SEHSE AMP
TLI 10 1001 11 TXSL
TL2 10 1002 11 TXSL
TSO 1001 1002 1000 TXSS
IFI 1001 1003 1002 TXSF
TF2 1002 1003 1001 TXSF
TiO 1003 12 OSEN
C01 1001 c0.8P
C02 1002 C 0.8P
C03 1003 C0.01P
*
- Dunyy CELLS
CO1:001:004 4 TXSN
C02 1002 1040 $0 TXSH
CP1 1004 1000 ORSN
CO2 1040 1000 DRSH
C01 1004 C 0.01P
C22 1040 C 0.01P
*
* Storage cells
```

```
641:001 1041 41 TXSH
C42 1001 1042 42 TXSN
643 1001 1043 43 TXSN
C44 1001 1044 44 TXSH
645 1001 1045 45 TXSH
C46 1001 1046 46 TXSN
647 1001 1047 47 IXSN
C48 1001 1048 48 TXSN
649 1002 1049 49 TXSH
CSO 1002 1050 50 TXSH
ES1 1002 1051 EI TXSH
C52 1002 1052 52 TXSH
C53 1002 1053 . 53 TXSN
C54 1002 1054 54 TXSH
C55 1002 1055 55 TXSH
C56 1002 1056 56 TXSN
S41 1041 60.06P
542 1042 C 0.06P
543 1043 C 0.06P
S44 1044 C 0.06P
S45 1045 C0.06P
$46 1046 C0.06P
S47 1047 C 0.06P
S48 1048 C0.06P
549 1049 C0.06P
550 1050 C 0.06P
551 1051 C 0.06P
352 1052 C %.06P
553 1453 C 0.05P
554 1054 C 0.068
555 1055 E 0.06P
$56 1058 6 0.06P
-
- SEMSE ANP AHD STORAGE DEYICES, ROU ::00
*
* LEFT 8IT LIHE: 1101
* RIGHT GIT LIHE: 1102
- STORASE HODES: 1141-:148(LEFT), 1149-1156
* RO& SELECT: 1100
*VOO 1 12
- SEMSE QRP
TLI 10 1101 11 TXSL
TL2 10 1102 11 TXSL
ISO 1101 1102 1100 TXSS
FF! 1101 1103 1102 TXSF
FF2 :102 1:03 :101 TXSF
TTO 1103 12 DSEN
C.1 1101 C 0.gP
CO2 1102 C 0.8P
C03 1103 C O.O1P
*
* 0UNHY CELLS
CO1 1101 1:04 4XSN
602 1102 1140 40 TXSN
CP1 1104 1100 ORSN
CPE:140 1100 ORSN
CE1 1:04 C 0.01P
CE2 1140 S 0.01p
*
- STORAGE EELLS
C4:1101:141 41 TXSN
```

```
C42 1101 11:42 42 TXSN
C43 1101 1:43 43 TXSH
C44 1101 1144 44 TXSH
C45 1101 1145 45 TXSN
C46 1101 1146 46 TKSN
C47 1101 1147 47 TXSH
C48 1101 1148 48 TXSN
C49 1102 1149 49 TXSH
CSO 1102 1150 SO TXSN
C51 1102 1151 51 IXSN
C52 1102 1152 52 IXSH
C53 1102 1153 S3 TX5N
C54 1102 1154 34 TXSN
CE5 1102 1155 55 TXSN
CS6 1102 1156 56 TXSH
S41 1141 C 0.06P
542 1142 C0.06P
S43 1143 C0.06P
S44 1144 5 0.06P
545 1145 C 0.06P
S46 1146 C 0.06P
S47 1147 C0.06P
548 1148 C 0.06P
S49 1149 C 0.06P
S50 1150 C 0.06P
S5! 1151 C 0.06P
S52 1152 C0.06P
$53 1153 C 0.06P
S54 1154 C 0.06P
555 1155 c 0.06P
556 1156 C0.06P
*
* SENSE ANP AND STORAGE DEYICES, ROU 1200
* LEFT BIT LINE: 1201
* RIGHT BIT LINE: 1202
* STCRAEE NODES: 1241 - 1248 (LEFT), 1249-1256
* RO& SELEET: 1200
* YOD : 12
*
* SENSE AKP
TL1 10 1201 11 TXSL
TL2 10 1202 11 TXSL
ISO 1201 1202 1200 TXSS
TFI 1201 1203 1202 TXSF
TF2 1202 1203 1201 TXSF
TTO 1203 12 OSEH
CO1 1201 C0.8P
CO2 1202 C 0.8P
C03 1203 C 0.01P
*
* OUNMY CELLS
C01 1291 1204
```



```
CP1 1204 1200
CP2 1240 1200
    4 TXSH
CP2 1240 1200 DRSH
CO1 1204 C 0.01P
C02 1240 C 0.01P
+
* STORAGE CELLS
C41 1201 1241 41 TXSN
C42 12O1 1242 42 TXSN
```

```
C43 1201 1243 43 IXSN
C44 1201 1244 44 PKSH
645 1201 1245 45 IXSH
C46 1201 1246 46 IXSH
647 1201 1247 47 TXSN
648 1201 1248 43 TXSH
C49 1202 1249 49 IXSH
C50 1202 1250 50 TXSH
C51 1202 1251 S1 TXSN
C52 1202 1252 E2 TXSN
C53}11202 1253 53 TXSH
C54}1202 1254 54 7KSN
C55 1202 1255 55 TXSH
656 1202 1256 56 TXSH
S41 1241 C0.06P
S42 1242 C0.068
543 1243 6 0.06P
344 1244 C0.06P
S45 1245 C 0.06P
S46 1245 C 0.06P
547 1247 C0.06P
S48 1248 C0.06P
$49 1249 C 0.06P
S30 1250 C 0.05P
$51 1251 C 0.06P
$52 1252 C 0.06P
$53 1253 C 0.06P
554 1254 C 0.05P
555 1255 6 0.05P
$56 1256 c 0.06?
*
* SEMSE AMP aHD STORAGE DEVICES, ROY 1300
* LEFT BIT LIHE: 1301 .
* RIGHT 8IT LINE: 1302
* STORAGE HODES: 1341 - 1348 (LEFT). 1349 - 1356
* ROU SELECT: 1300
* YOD : 12
*
* SENSE GMP
TLI 10 1301 11 TXSL
TL2 10 :302 11 TXSL
TS0 1301 1302 1300 TXSS
TF1 1301 1303 1302 TXSF
TFS 1302 1303 1301 TXSF
TTO 1393 12 DSEH
C01 1301 C 0.9P
C92 !302 C 0.8P
C93 1303 C0.01P
-
- DUMAY CELLS
COI 1301 1304 & TKSH
C02 !302 1340 40 TXSH
CP! 1304 1300 ORSH
CP2 1340 1320 SRSN
CO1 1304 C 0.01F
C02 1340 6 0.01F
*
* STORAGE CELLS
C41 1301 1341 &1 TXSH
C42 1391 1342 42 TiSN
643 1301 1343 4J ǐS!H
```

```
Ci4 1301 1344 44 TKSN
C45 1301 1345 is TKSN
C46 1301 1346 46 TXSN
C47 1301 1347 4% TXSH
C48 :301 1348 48 TXSN
C49 1302 1349 49 TXSN
c50 1302 1350 50 ixSH
551 1302 1351 51 TXSN
ES2 1302 1352 52 TXSH
C53 1302 1353 53 TXSN
C54 1302 1354 54 TXSH
C5S 1302 1355 S5 TKSN
C56 1302 1356 56 TXSN
S41 1341 c 0.06P
$42 1342 C 0.05p
343 1343 C 0.06?
544 1344 C 0.06P
545 1345 c 0.00p
S46 1346 C 0.06P
547 1347 C 0.00%
$48 1348 C 0.06P
S49 1349 C 0.06P
S50 1350 C 0.06P
Ss1 1351 C 0.06P
S52 1352 c 0.05P
555 1353 C 0.06P
554 1354 C 0.06P
555 1355 C 0.06P
SS6 1356 C 0.06P
*
* sense amp amd stopage deytces, rod 1400
*
* beft bit line: 1401
* Right bit line: 1402
* STORAGE NODES: 1441 - 1448 (LEFT), 1449 - 1456
* OOO: SELECT : 1400
* VOD : }1
*
* SEidSE Amp
TLI 10 1401 11 TXSL
TL2 10 1402 11 TKSL
TSg 1401 1402 1400 TXSS
TF1 1401 1403 :402 TXSF
TF2 1402 1403 1401 TKSF
TTO 1403 12 DSEN
C01 1401 & 0.8P
CO2 1402 C 0.3P
C03 1403 C 0.01P
*
* oummy cells
C01 1401 1404 4 TXSN
CO2 1402 1440 40 TXSN
CP1 1404 1400 DRSH
CPZ 1440 :400 DRSH
C01 1404 C 0.01P
C02 1440 C 0.01P
*
* stjrage cel:s
C+1 1401 1441 &1 TXSN
C42 1401 1442 42 TXSN
C4J 1401 1443 43 TKSN
C44 :401 :444 44 IKSN
```



```
C46 1501 1546 46 TXSN
C47 1501 1547 47 InSN
C48 1501 :548 48 TXSN
C49 1502 1549 49 TXSH
c50 1502 1550 So TXSM
C51 1502 1S51 51 TXSN
C52 1502 1552 52 TKSN
C53 1502 1553 53 TXSN
C54 1502 1554 54 TXSH
ES5 1502 iSSS SE TXSH
CSO 1502 1556 5% TXSH
541 1541 C 0.06P
S42 1542 C0.06P
S43 1543 C 0.06P
S44 1544 C 0.06P
S45 1345 C 0.06P
S46 1545 C 0.06P
S47 1547 C 0.06P
548 1548 C 0.06P
549 1549 C 0.06P
550 1550 C O.00P
S51 1551 C 0.05P
552 1552 C 0.06P
S53 1553 C 0.00% 
554 1554 C0.06P
S5E :553 C 0.06P
S56 1556 C 0.06P
*
* SENSE AMP RHD STORAGE DEYICES, ROU 1600
*
* LEFT EIT LINE: 1601
* RIEHT OIT LINE: 1602
* STORAGE NODES: 1641 - 1648(LEFT), 1649 - 1656
* ROL SELECT 1 1500
* VOD
*
* SENSE AMP
ILI 10 1601 11 TXSL
TL2 10 1602 1% TXSL
TSO 1601 1602 1600 TXSS
TF1 1601 1603 1602 TXSF
TF2 1602 1603 1601 TXSF
TTO 1603 12 DSEN
C01 1601 C 0.8P
C02 1602 C 0.8P
C03 1603 C 0.01P
*
- DUMMY CELLS
COI 1601 1604 4 TXSH
C02 1602 1640 < < TXSN
CP1 1604 1600 DRSN
CPE 1640 1600 DRSH
CD1 1604 C 0.01P
CD2 1640 C 0.01P
*
* STORAGE CELLS
C41 1501 1641 41 TXSH
C42 1601 1042 42 T:SSH
C43 1601 1643 43 TXSH
C44 1601 1644 44 TXSN
C45 1601 1645 45 TXSH
C46 1001 i646 46 T:3SH
```




```
C49 1802 1849 49 TKSH
CSO 1802 1850 50 TXSH
C51 1802 1851 S1 TXSN
C52 1802 1852 S2 TXSN
65J 1902 1953 53 TXSH
C54}1802 1854 S4 TXSH
C5S !002 1855 SJ TXSN
556 1902 1856 56 TXSN
541 1941 C 0.06P
S42 1942 C 0.06P
S43 1843 C 0.06P
S44 1844 C 0.06P
S45 1845 C 0.06P
S46 1846 C 0.06P
S47 1847 C 0.06P
S4S 1848 C 0.06P
$49 1849 C 0.06P
550 1850 C 0.06P
S51 1351 C 0.08P
552 1852 G 0.06P
$53 1893 C 0.06P
S54 1854 C 0.05P
S55 1855 C 0.06P
S56 1856 C 0.06P
*
* SEHSE AMP AHO STORAGE DEYICES, ROU 1900
* LEET BIT LIHE: 1901
* RIGHT OIT LINEI 1902 - MTORAGE MODES: 1941-1948(LEFT), 1949-1956
* ROY SELECT YOO : 1900
* ROY SELECT (YOD 1900
*
- SEMSE amp
\begin{tabular}{|c|c|c|c|c|}
\hline TLI & 10 & 1901 & 11 & PXSL \\
\hline iL2 & 10 & 1902 & 11 & TXSL \\
\hline TSO & 1901 & 1902 & 1900 & TXSS \\
\hline TFl & 1901 & 1903 & 1902 & TXSF \\
\hline TF2 & 1902 & 1903 & 1901 & TXSF \\
\hline TTO & 1903 & 12 & & OSEH \\
\hline 601 & 1901 & C 0.8 & & \\
\hline 602 & 1302 & C0.8 & & \\
\hline CO3 & 1903 & C0.0 & 1 P & \\
\hline - & & & & \\
\hline \multicolumn{5}{|l|}{- DUAHY CEELS} \\
\hline cot. & 1901 & 1904 & 4 & TXSH \\
\hline CO2 & 1902 & 1940 & 40 & TXSH \\
\hline CPI & 1904 & 1900 & & ORSK \\
\hline CP2 & 1940 & 1900 & & ORSH \\
\hline CDI & 1904 & C 0.0 & \(1 P\) & \\
\hline 602 & 1940 & C 0.0 & \(1 P\) & \\
\hline \multicolumn{5}{|l|}{- Storace cells} \\
\hline C41 & 1301 & 1941 & 41 & TXSH \\
\hline 542 & 1901 & 1942 & 42 & TXSN \\
\hline 643 & 1901 & 1943 & 43 & TXSN \\
\hline C44 & 1901 & 1944 & 44 & TXSH \\
\hline 64. & 1301 & 1945 & 45 & TXSH \\
\hline 646 & 1901 & i946 & 46 & TXSH \\
\hline C 47 & 1901 & 1347 & 47 & TXSH \\
\hline 648 & 1901 & 1948 & 48 & TXSM \\
\hline 649 & 1902 & 1949 & 49 & TXSH \\
\hline
\end{tabular}
*
\begin{tabular}{|c|c|c|}
\hline 649 & 1802 & 1849 \\
\hline CSo & 1802 & 1850 \\
\hline C51 & 1802 & 1851 \\
\hline CS2 & 1802 & 1852 \\
\hline 653 & 1902 & 1953 \\
\hline 654 & 1802 & 1854 \\
\hline C55 & ! 302 & 1855 \\
\hline 556 & 1902 & 1856 \\
\hline S 41 & 1841 & C 0.06P \\
\hline 542 & 1942 & 60.06 P \\
\hline S43 & 1843 & 60.068 \\
\hline 544 & 1844 & 60.068 \\
\hline 545 & 1845 & C 0.06 P \\
\hline S46 & 1846 & C 0.06P \\
\hline S47 & 1847 & C 0.06 P \\
\hline S49 & 1848 & C 0.06 P \\
\hline S49 & 1849 & \(C 0.06 P\) \\
\hline 550 & 1850 & C 0.06 P \\
\hline 531 & 1351 & C0.08P \\
\hline 552 & 1852 & C0.06P \\
\hline S53 & 1893 & C 0.06P \\
\hline S54 & 1854 & C 0.06P \\
\hline S55 & 1835 & C0.06P \\
\hline S56 & 1856 & C0.06P \\
\hline
\end{tabular}
```

```
C50 1902 1950 50 TXSH
C51 1902 1951 S1 TXSN
C52 1902 1952 52 TXSN
C53 1902 1753 53 TXSN
C54 1902 1954 54 TXSH
C5S 1902 195S 5S TXSH
C56 1902 1956 56 TXSH
S41 1941 C0.06P
542 1942 C 0.06P
S43 1943 C 0.06P
S44 1944 C 0.06P
545 1945 C 0.06P
S46 1946 C 0.06P
S47 1947 C 0.06P
S48 1948 C 0.06P
549 1949 C 0.06P
550 1930 C 0.06P
551 1951 C 0.06P
552 1952 C 0.06P
553 1953 C 0.06P
554 1954 C 0.06P
555 1955 C 0.06P
S56 1956 C 0.06P
*
- SEHSE AMP AND STORAGE DEYICES, ROV 2000
*
* LEFT EIT LINE: 2001
* RIGST GIT LIHE: 2002
* STORAGE HOOES: 2041-2048 (LEFT), 2049 - 2056
* ROU SEEECT : 2000
* YDO : 12
*
- SENSE AKP
TLI 10 2001 11 TXSL
TL2 10 2002 11 TXSL
TSO 2001 2002 2000 TXSS
TF1 2001 2003 2002 TXSF
TF2 2002 2003 2001 TXSF
TTO 2003 12 DSEH
C01 2001 C 0.8P
CO2 2002 C 0.8p
C03 2003 C0.01P
*
* dumay cells
CO1 2601 2004 + TXSN
CO2 2002 2040 40 TXSN
CPI 2004 2000 DRSH
CP2 2040 2000 DRSH
CDI 2004 C0.01P
C02 2040 C 0.01P
*
* storase cells
C41 2001 2041 41 TXSH
C42 2001 2042 42 TXSN
C43 2001 2043 43 TXSN
C44 2001 2044 &4 TXSH
C45 2001 2045 45 TXSN
C46 2001 2046 46 TXSN
647 2001 2047 47 TXSN
C48 2001 2048 48 TXSH
C49 \(20022049 \quad 49\) TXSH
C5O 2902 2950 50 TXSN
```

```
651 2002 2051 51 TXSH
62 2002 2052 52 TXSN
C53 2002 2053 53 TXSN
C.54 2002 2054 54 TXSN
CES 2002 2055 55 TXSH
655 2002 2056 56 TXंSM
541 2041 C 0.06P
542 2042 C 0.06p
S43 2043 C 0.06P
S44 2044C0.06P
S45 2045 60.06P
S46 2046 C 0.06P
S47 2047 C0.06P
548 2.448 C0.06P
S49 2049 C0.06P
550 2050 C 0.06P
551 2051 C 0.06P
552 2052 C 0.06P
5S3 2053 C 0.05P
554 2054 C0.06P
S55 2055 C0.06P
S56 2036 C0.06P
*
- SENSE AHP AND STORAGE DEVIEES, SIY 2100
\bullet
* LEFT 9IT LINEI 2101
**IEHT 0IT LINE: 2302
- STORAGE NODES: 2141-2148(LEFT), 2149-2156
- ROS SELECT : 2100
-YDO : 12
*
- SEMSE AMP
TL1 10 2:01 11 TXSL
TL2 10 2102 11 TXSL
ISO 2101 2102 2100 TXSS
TF1 2101 2103 2102 TXSF
TF2 2102 2103 2101 TXSF
TTO 2103 12 OSEH
C01 2101 C0.8%
C02 2102 6 0.8P
C03 2:03 C0.01P
*
- OUMMY CELLS
C0: 2101 2104 4 TXSM
C02 2102 2140 40 TXSH
CP1 2104 2100
CP2 2140 2100 ERSN
CD1 2104 C0.01P
CD2 2140 C 0.01P
*
* STORAGE CELLS
C412101 2141 41 TXSH
C42 2101 2142 42 TXSH
643 2101 2143 43 TXSH
644 2101 2144 44 TXSH
645 2101 2145 45 IXSH
646 2101 2146 45 TXSH
C47 2101 2147 47 TXSN
648 2101 2149 48 TXSN
449 2102 2149 49 TXSN
CSO 21.2 2150 SO IYSH
C512102 EIS1 51 IXSN
```

```
C52 2102 2:52 52 TXSN
C53 2102 21S3 E3 TXSN
C54 2102 2154 54 TXSN
CS5 2102 2155 S5 TXSH
C56 2102 2156 $6 TXSN
S41 2141 C 0.05P
542 2142 C 0.06P
S43 2143 C0.06F
544 2144 C0.06P
S45 2145 C 0.06P
S46 2146 C 0.06P
S47 2147 C 0.06P
S48 2148 C 0.06P
S49 2149 C 0.05P
550 2150 C0.06P
S51 2151 C 0.06P
S52 2152 C0.06P
553 2153 C0.06P
S54 2154 C0.06P
555 2155 C 0.06P
550 2156 C 0.06P
*
* SENSE AMP GND STORAGE DEYICES, RON 2200
* LEFT BIT LIHEI 2201
* RIGHT BIT LIME: 2202
* STORAGE NODES: 224! - 224B (LEFT), 2249-2256
* ROU SELECT: 2200
* YDO : 12
* SENSE AMP
TLI 10 2201 11 TXSL
TL2 10 2202 11 TKSL
TSO 2201 2202 2200 TKSS
TF1 2201 2203 2202 TKSF
TF2 2202 2203 2201 TXSF
ITO 2203 12 DSEH
C01 2201 C 0.8P
C02 2202 C 0.8P
C03 2203 C 0.01P
*
* DUMAY CELES
CO1 2201 2204 4 TXSN
C02 2202 2240 40 TXSH
CP1 2204 2200 DRSN
CP2 2240 2200 DRSH
C01 2204 C0.01P
C02 2240 C 0.01P
*
* STORAGE CELLS
C41 2201 2241 41 TXSN
C42 2201 2242 42 TXSM
C43 2201 2243 43 TXSH
C44 2201 2244 44 TXSN
C45 2201 2245 45 TXSN
C46 2201 2246 46 TKSN
C47 2201 2247 4? TXSH
C&8 2201 2248 48 TYSN
C49 2202 2249 49 TXSN
C50 2202 2250 50 TKSN
CE1 2202 2251 51 TXSN
CE2 2202 E2S2 SE TXSN
```



```
C54 2302 2354 54 TXSN
C5S 2302 23S5 55 TXSN
C506 2302 2356 56 TXSN
$41 2341 C 0.06P
542 2342 C0.06P
54J 2343 C 0.05P
S44 2344 C 0.06P
S45 2345 C 0.06P
S46 2346 C0.96P
S47 2347 C 0.06P
548 2348 C 0.06P
S49 2349 C 0.06P
550 2350 C 0.06P
S51 2351 C 0.06P
552 2352 C 0.06P
S53 2353 C 0.06P
S54 2354 C 0.06P
SSS 2355 C 0.06P
SS6 2356 C 0.06P
*
* SENSE AMP AHO STDRAGE DEVICES, ROU 2400
*
* LEFT BIT LINE: 2401
* RIGHT BIT LINEI 2402
* STORAGE HGDES! 2441 - 2440 (LEFT). 2449-2455
* ROU SELECT : 2400
* VOD : }1
*
* SENSE ARP
TLI 102401 I1 TXSL
TL2 10 2402 11 TXSL
TSO 2401 2402 2400 TXSS
TF1 2401 2403 2402 TXSF
TF2 2402 2403 2401 TXSF
TTO 2403 12 OSEN
CO1 2401 CO.SP
C02 2402 C O.SP
C03 2403 C0.01P
*
* ounmy cells
CO1 2401 2404 & TXSN
C02 2402 2440 40 TXSN
CP1 2404 2400 ORSN
CP2 2440 2400 ORSN
C01 2404 C 0.01P
CO2 2440 C 0.01P
*
- storage cells
C41 2401 2441 41 TXSH
C42 2401 2442 42 TXSN
C43 2401 2443 43 TXSN
C44 2401 2444 44 TXSH
C45 2401 244S 45 TXSN
C46 2401 2446 46 TXEN
C47 240! 244? 47 TXSH
C48 2401 2448 48 TKSN
C49 2402 2449 49 TXSH
C50 2402 <450 50 TXSH
E51 2402 2451 5! TXSH
C52 2402 2452 52 TXSH
C53 \(24022453 \quad 53\) TXSN
CS4 2402 24S4 S4 TXEN
```



```
C56 2502 2556 56 TXSN
S41 2541 C 0.05P
S42 2542 C 0.06P
543 2543 C 0.06P
S44 2544 C 0.06P
S45 2545 C 0.05P
S46 2546 C 0.05P
54% 254? C 0.0%p
$48 2548 C 0.06P
549 2549 C 0.05P
S50 2550 C 0.06P
S51 2551 C 0.06P
S52 2552 C 0.06P
S53 2S53 C 0.06P
S54 25S4 C0.06P
S55 2555 C 0.06P
S56 2556 C 0.06P
- AHALYSIS REQUESTS
OPTS 1 15.0
TOPTS 0.1 0.05 1000 0.1
TIME IHS 3OONS
PLOT 1 2 3 14 101 102 103 104
PLOT 11 12 161 162 163 164
PLOT 1600 1601 1602 1603 1645 1640 14% 46 13
*
60
END
```

```
SERIAL APITHAETIC UNIT FOR DIGITGL FILTER
*
- source mODELS
MODEL UDI TSRCS P TON I OH 1 -1,
HODEL YDZ TSRCE 12 12 OH I ONT 1 -i,
HODEL EXI PSRCE 12 O ILON EOON ON IOSH IISH ISOH 2OON-:,
MODEL EXZ TSRCE I2 O ION ZOQNON IOSN IISN 1GOH 2OON-!,
AOOEL SII TSRCR O 12 3ON 2.2U OU 1.59G1.6U 1.79U 1.aU 2.2U -1 ,
HODEL SIE ISRER O 7 SON 3.OU OU 1.9.9U 2.OU 2.19U 2.24 3.OU - 1, ,
MODEL VGNTSRCE O O ON & ON 1-1, ;
*
*MGSFET HODELS (TIHING )
MODEL MOO1 MTKG < 1.0000 0.S 100 0.7 0.8 0.0 12 100, )
HODEL HOO2 HORIY( 4.5000 0.5 10U 0.7 0.6 0.0 12 100,
MODEL {003 NLORDS 0.8333-5.3 10U 0.7 0.6 0.0 12 100, 
MODEL NON4 NTXG ( 2.2500 0.S 10U 0.7 0.6 0.0. 12 100 )
KOOEL NOOS HORITE 2.2500 0.5 10U 0.7 0.6 0.0 12 100,
MODEL 1006 NLOADC 1.5000-5.3 10U 0.7 0.6 0., 12;00, 
HODEL 1007 NTXG (1.5000-5.3 10U 0.7 0.6 0.0 12 i00, 
MOOEL NOIO NDRIYC 7.2500 0.5 10U 0.7 0.6 0.0 12 100,
MODEL NOII HDRIVR 5.5000 0.5 10U 0.7 0.6 0.0 12 100, 
MOOEL IO:2 NLOAOS 1.5657-5.3 10U 0.7 0.6 0.0 12 100,
HCDEL 1013 MLOAOR 0.8333-5.3 10U 0.7 0.60.0 7 100,
HODEL NOI4 NDRIYC 3.7500 0.J 100 0.7.0.6 0.0 12 100,
HEDEL MOIS NDRIYK 4.0000 0.5 10U 0.7 0.6 0.0 12 100, 
MOOEL 1016 NLOAOS 0.6250-5.3 1OU 0.7 0.5 0.0 12 100,
MODEL NOLT HORIYR 3.0000 0.5 10U 0.7 0.6 0.0 12 100, 
MOOEL 1020 NLgAO( 0.4545-5.3 10U 0.7 0.6 0.0 12 100,
HOOEL NOZ1 NORIYR 2.7300 0.J 10U 0.7 0.6 0.0 12 100,
HODEG HOZZ HORIYR 3.3000 0.J 1OU 0.7 0.6 0.0 12 109,
HODEL IO23 HLOADC 0.3846 -5.3 10U 0.7 0.5 3.0 12 100,
MODEL MOZ4 NORIYE 1.0000 0.5 10U 0.7 0.6 0.0 12 100, 
MODEL NOZJ NORIYS 2.5000 0.5 10U 0.7 0.6 0.0 12 100,
MODEL IOZ5 HLOAOS 0.4545 -5.3 10U 0.7 0.6 0.6 0.0 12 7 100 ,
MODEL HO27 NTXG< 1.2500 0. S 10U 0.7 0.5 0.0 12 100,
HOOEL IOJO MLOADR 0.4157-5.3 100 0.7 0.6 0.0 7 100,
HODEL NOSI NORIYE 1.2500 0.3 10U 0.7 0.6 0.0 12 100, 
HODEL IO32 MLOAOR 0.6250-5.5 LOU 0.7 0.6 0.0 7 100, 
MODEL IOJ3 HLOAOS 0.5000-5.3 10V 0.7 0.6 0.0 7 100, 
NODEL 1034 HLOAD( 0.5000-5.3 10U 0.7 0.6 0.0 12 100, 
MODEL HO35 HDRIYC 5.0000 0.5 10U 0.7 0.6 0.0 12 100,
AODEL IO36 NLOAD( 0.7143-5.3 100 0.7 0.6 0.0 :2 100 )
HODEL 1037 NTXG ( 0.8333-5.3 10U 0.7 0.6 0.0 12 100,
HODEL HO4O NDRIYS 3.2500 0.5 10U 0.7 0.6 0.0 12 100,
MODEL 1041 HLOAO< 0.5556 -5.3 10U 0.7 0.6 0.0 7 100,
MODEL IO42 HLOAOS 0.4167-5.3 10U 0.7 0.6 0.0 12 100,
MODEL HO4S HDRIY( 6.0000 0.5 10U 0.7 0.6 0.0 12 100,
HOOEL MO44 HORIYS 1.7500 0.S 10U 0.7 0.6 0.0 12 i00, 
MODEL HO4S NORIYC 4.2500 0.5 10U 0.7 0.6 0.0 12 100,
MODEL HO46 NDRIVR 7.0000 0.5 10U 0.7 0.6 0.0 12 100,
MODEL IO47 HLOAOS 0.5556 -5.3 10U 0.7 0.6 0.0 12 100,
MOOEL IOSO MLOAD{ 0.2632-5.3 10U 0.7 0.6 0.0 12 100,
HODEL 1051 HLOFOS 1.0000 -5.3 10U 0.7 0.6 0.0 12 100,
MOOEL IOS2 NLOGOR 0.3846-5..3 100 0.7 0.6 0.0 7 100,
MOREL NOS. NTXG ( }4.7500 0.5 10U 0.7 0.6 0.0 12 100, %
ADDEL HOS4 HORIVS 5.7530 0.5 10U 0.7 0.6 0.0 12 100,
MCDEL MOS5 HTXG { 0.8750 0.5 10U 0.7 0.6 0.0 12 100, 
NOOEL IOSG MLOADE 2.71+3 -5.3 10U 0.7 0.6 0.0 % 100,
HODEL NOST NORIVE10.0000 3.S 10U 0.7 0.6 0.0 12 i00, 
MOOEL 1050 HLOSDR 1.165?-5. 3 100 0.7 0.6 0.g ; 100,
MODEL 1061 NLS#OC 1.6000-5.3 100 0.7 0.6 0.0 7 100 2
MOOEL IOGE NT:KG 6 0.5000-5.3 10U 0.7 0.6 0.5 12 100,
```



| M0055 | 38 | 80 |  | H01\% |
| :---: | :---: | :---: | :---: | :---: |
| H0056 | 38 |  |  | 1026 |
| 110057 | 39 | 41 |  | H017 |
| 10060 | 39 | 87 |  | HOL? |
| H0061 | 40 | 39 | 82 | H001 |
| H0052 | 42 | 10 | 83 | HOO 1 |
| H0063 | 43 | 42 |  | $N 022$ |
| H0064 | 44 | 43 | 32 | HOO1 |
| H0055 | 43 |  |  | :930 |
| H0066 | 45 |  |  | 1030 |
| H0067 | 45 | 44 |  | H022 |
| H0070 | 46 | 45 | 83 | HOOL |
| H0071 | 47 | 46 |  | H022 |
| H0072 | 48 | 47 | 82 | H00! |
| H0073 | 47 |  |  | 1030 |
| 10074 | 49 |  |  | 1030 |
| 190075 | 49 | 48 |  | H022 |
| 0.0076 | 50 | 49 | 83 | HOO: |
| 10077 | 51 | 30 |  | H022 |
| H0100 | 51 |  |  | 1030 |
| M0101 | 52 |  |  | 1030 |
| MO!02 | 53 | 10 |  | H017 |
| nolo | 5.3 |  |  | 1093 |
| ME104 | 54 | 6 | 35 | H02? |
| Melos | 19 | 54 | 55 | H027 |
| M0105 | 24 | 18 | 95 | H027 |
| 80107 | 24 | 53 | 55 | H027 |
| H0110 | 24 | 18 | 56 | H027 |
| Holit | 55 |  |  | 1003 |
| Holit | 54 | 95 |  | H 031 |
| H0113 | 53 | 56 |  | H005 |
| H0114 | 55 | 95 |  | H005 |
| Mol15 | 57 | 58 |  | H017 |
| Ho116 | 58 | 19 |  | H017 |
| no117 | 59 | 19 |  | HOI? |
| H0120 | 80 | 60 | 83 | HOS1 |
| HC121 | 62 | 61 | 82 | NOOI |
| H0122 | 62 | 60 |  | N022 |
| H0123 | -2 |  |  | 1026 |
| H0124 | 63 |  |  | 1032 |
| H9125 | 63 | 61 |  | H022 |
| Mo126 | -4 | 63 | 83 | HOO: |
| \#112? | $6{ }^{6}$ | 65 | 82 | HCOI |
| H0130 | 66 | 64 |  | H922 |
| 50131 | $60^{\circ}$ |  |  | 1026 |
| H0132 | 67 | 65 |  | H022 |
| H0133 | 67 |  |  | 1032 |
| H0134 | 38 | 35 | 26 | H001 |
| H0135 | 69 | 35 | 83 | NOO1 |
| H0136 | 70 | 72 |  | H13 7 |
| H0137 | 70 |  |  | 1023 |
| NO140 | 71 |  |  | 1026 |
| M0141 | 71 | 69 |  | H01? |
| H0142 | 72 | 71 | 82 | H901 |
| H0143 | 73 |  |  | 1003 |
| 70144 | 23 | 6 | 57 | H02? |
| not45 | 24 | 23 | 75 | H02? |
| 月3145 | 74 | 24 | 53 | H02? |
| MO147 | 74 | 24 | 57 | H027 |
| Molso | 75 |  |  | 1093 |
| H0151 | 23 | 53 |  | Y931 |
| .10:52 | 75 | 57 |  | 4005 |


| K0:53 | 75 | 59 |  | H005 |
| :---: | :---: | :---: | :---: | :---: |
| n. 154 | 57 | 76 |  | NO 2 i |
| 89155 | $5 ?$ |  |  | 1003 |
| HO155 | 58 |  |  | :003 |
| HO157 | 76 |  |  | 1003 |
| His 50 | 76 | 25 |  | H01? |
| H2! 61 | 59 | 25 |  | HO:7 |
| 4016? | 59 |  |  | 1003 |
| Mil 63 | 77 | 68 | 83 | HOOL |
| M0:64 | 73 | 78 | 82 | NDO! |
| H0165 | 79 | 77 |  | HO22 |
| HD166 | :9 |  |  | 1028 |
| M0167 | 90 |  |  | 1032 |
| M0170 | 80 | 73 |  | NO22 |
| H0171 | 84 |  |  | i 220 |
| H0172 | 95 | 84 |  | N021 |
| H0133 | 85 |  |  | 1020 |
| M0174 | 96 |  |  | 1034 |
| nolis | 34 | 92 |  | N01? |
| HO1? 5 | 84 | 97 |  | H017 |
| Hot77 | 39 |  |  | 1026 |
| H0200 | 41 | 54 | 83 | HOOL |
| H0201 | 88 | 51 | 83 | NOOL |
| M0202 | 52 | 88 |  | H022 |
| 40203 | 89 | 52 | 83 | NOOL |
| H0204 | 90 | 99 |  | H022 |
| H0205 | 91 | 90 | 82 | HOOL |
| 10205 | 90 |  |  | 1030 |
| Mo20i | 92 |  | - | 1030 |
| M0210 | 92 | 91 |  | H022 |
| Mo211 | 56 | 94 |  | H021 |
| Hozi2 | 55 |  |  | 1003 |
| MO213 | 56 | 93 |  | H017 |
| MoE:4 | 93 | 86 |  | HO17 |
| M0215 | 93 |  |  | 1003 |
| MOE16 | 94 |  |  | 1003 |
| H0217 | 94 | 85 |  | HOL? |
| H0220 | 95 | 85 |  | HOL 7 |
| H0221 | 95 |  |  | 1003 |
| H0222 | 95 | 86 |  | HOLT |
| H0223 | 73 | 24 |  | HO1? |
| H0224 | 86 | 98 |  | NOIT |
| K022S | 85 | 120 |  | H02 1 |
| H0226 | 97 | 100 |  | N035 |
| M0223 | 98 | 100 |  | H014 |
| H0230 | 99 | 101 |  | H022 |
| H0231 | 100 | 99 | 82 | N004 |
| HOC 32 | 99 |  |  | 1916 |
| M0233 | 98 |  |  | 1036 |
| M0234 | 87 | 6 | 98 | 1037 |
| M0235 | 194 | 87 | 83 | MOO1 |
| H0230 | 1 | 101 | 83 | NOO! |
| H0237 | 198 | 194 |  | N0:5 |
| H0240 | 102 | 92 | 83 | NOOL |
| M024! | 103 | 102 |  | H022 |
| H0242 | 104 | 103 | 32 | 4001 |
| no243 | 103 |  |  | 1030 |
| H0244 | 105 |  |  | 1030 |
| n0245 | 105 | 104 |  | N022 |
| Mo2+6 | 106 | 105 | 33 | H0) 1 |
| Mo247 | 107 | 106 |  | Nけ22 |
| H0250 | 207 | 10? | 22 | NOO1 |


| n0251 | 107 |  |  | 1030 |
| :---: | :---: | :---: | :---: | :---: |
| H0252 | 120 |  |  | 1030 |
| H0253 | 129 | 207 |  | H022 |
| H0254 | 208 | 120 | 85 | H001 |
| 10255 | 108 | 110 |  | H022 |
| H0230 | 109 |  |  | 1032 |
| 10257 | 109 | 111 |  | H021 |
| H0280 | 110 | 109 | 82 | H027 |
| H0261 | 109 |  |  | 1026 |
| 14262 | 111 | 34 | 83 | Hop！ |
| 10263 | 112 | 74 |  | N017 |
| M02：4 | 112 |  |  | 1032 |
| H0265 | 74 | 73 | 78 | H027 |
| M0266 | 122 | 70 |  | H040 |
| 1026？ | 122 |  |  | 1034 |
| 10270 | 123 |  |  | 1016 |
| n0271 | 123 | 108 |  | \＄040 |
| 40272 | 124 |  |  | 1026 |
| H0273 | 124 | ：2\％ |  | H0：7 |
| H0274 | 125 | 129 |  | H21？ |
| H0275 | 126 |  |  | 1032 |
| H0276 | 126 | 127 |  | H022 |
| H0277 | 137 | 127 | 83 | ب001 |
| H0300 | 129 |  |  | 1003 |
| n0301 | 129 | 130 |  | N005 |
| 10302 | 129 | 133 |  | H00S |
| 403．3 | 130 | 132 |  | NO 21 |
| H0304 | 130 |  |  | 1003 |
| 10305 | 130 | 131 |  | H017 |
| 10300 | 131 | 124 |  | H017 |
| 月0397 | 131 |  |  | 1003 |
| H0310 | 132 |  | ） | 1003 |
| H03：！ | 132 | 70 | ） | H017 |
| 90312 | 153 | 70 |  | H017 |
| M0313 | 133 |  |  | 1003 |
| n0314 | 133 | 124 |  | H017 |
| H03：5 | 134 |  |  | 1016 |
| H0316 | 135 |  |  | 1032 |
| 10317 | 125 | 125 | 82 | N027 |
| H0320 | 138 |  |  | 1041 |
| H0321 | 139 | 138 | 82 | HOOI |
| n0322 | 138 | 149 |  | HOI 7 |
| H0323 | 141 | 140 | 93 | H001 |
| H0324 | 142 | 128 |  | H 040 |
| H0323 | 142 | 139 |  | H022 |
| H0326 | 142 |  |  | 1016 |
| 月9327 | 143 | 147 |  | H040 |
| H0339 | 143 |  |  | 1033 |
| 40331 | 145 | 144 | 83 | W901 |
| n0332 | 14 ？ | 146 | 32 | H027 |
| H0333 | 148 |  |  | 1003 |
| H0334 | －148 | 150 |  | H022 |
| H2335 | 149 | 147 |  | 4017 |
| 月033i | 149 |  |  | 1233 |
| 10337 | 151 | 15） | 92 | Hos 1 |
| H0340 | 15： |  |  | 1042 |
| 10341 | 151 | 145 |  | H005 |
| 90342 | 152 |  |  | 1034 |
| 19343 | 132 | ：48 |  | H040 |
| R0344 | 13 |  |  | ！013 |
| n：345 | 153 |  |  | 1013 |
| H0346 | 154 | 153 | 82 | nood |



| M0347 | 153 | 178 |  | N014 |
| :---: | :---: | :---: | :---: | :---: |
| H0350 | 155 | 154 |  | N025 |
| MOES1 | 5 | 150 | 155 | ! 107 |
| Koz5 | 157 | 179 |  | N0」b |
| ¢り353 | 155 | 154 |  | N01\% |
| n0354 | 155 |  |  | :006 |
| M0355 | :59 | 123 |  | HOt? |
| KO350 | 158 |  |  | 1003 |
| H035? | 137 | 6 | 130 | H02? |
| H0360 | 123 | :37 | 129 | H02 7 |
| K0361 | 160 | 123 | 133 | H 027 |
| H0362 | 160 | 159 | 129 | H027 |
| 10303 | 160 | 123 | 130 | H027 |
| H0364 | 137 | 133 |  | H031 |
| M0365 | 161 | 149 |  | H217 |
| (1)360 | 161 |  |  | :003 |
| 10367 | 141 | 6 | 163 | H02? |
| H0370 | 149 | 141 | 162 | H02 7 |
| H0371 | 144 | 149 | 166 | H02? |
| 110372 | 144 | 161 | 162 | H027 |
| 10373 | 144 | 199 | 163 | N02 7 |
| H0374 | 162 |  |  | 1003 |
| 10375 | 141 | 166 |  | NO31 |
| 10376 | 162 | 163 |  | H005 |
| H0377 | 162 | $160^{\circ}$ |  | H005 |
| H0400 | 163 | 155 |  | Ho2 |
| H0401 | 163 |  |  | 1003 |
| 10402 | 165 | 154 |  | H01? |
| 10403 | 164 | 142 |  | HOI? |
| H0494 | 154 |  |  | 1003 |
| 110405 | 165 |  |  | 1003 |
| 10406 | 165 | 160 |  | H017 |
| 10407 | 166 | 160 |  | HO17 |
| M0410 | 165 |  |  | 1003 |
| M19411 | 166 | 142 |  | NO17 |
| M0412 | 134 | 155 |  | HOL4 |
| not13 | 167 |  |  | 1032 |
| M0414 | 135 | 170 |  | H040 |
| n0415 | 58 | 169 | 134 | H02? |
| M0416 | 58 | 179 | 85 | NOE? |
| 40417 | 58 | 167 | 135 | H027 |
| 10420 | 169 | 10 |  | H043 |
| H0421 | 159 |  |  | 1013 |
| H0422 | 171 | 193 |  | N015 |
| H0423 | 171 |  |  | 1003 |
| H0424 | 290 |  |  | 1003 |
| H0425 | 193 | 290 | 292 | H027 |
| H0426 | 172 | 198 |  | H015 |
| no427 | 174 | 185 |  | N044 |
| M0430 | 174 |  |  | 1023 |
| no431 | 15 | 176 | 174 | NOOL |
| H.J432 | 159 | 173 |  | N045 |
| H0433 | 15 | 163 | 177 | 105? |
| MO434 | 177 |  |  | 1013 |
| no4 35 | 177 | 173 |  | H04\% |
| M, 1038 | ! | 178 | 37 | H00: |
| H2437 | 13 | 10 |  | NOO 2 |
| H044\% | 179 | 174 |  | N01? |
| H0441 | : 30 | 176 |  | NO45 |
| H0442 | 139 |  |  | 1003 |
| 10443 | 179 |  |  | 1003 |
| nid44 | 157 |  | - | : 2006 |


| H0445 | 167 | 181 |  | HO4O |
| :---: | :---: | :---: | :---: | :---: |
| H0446 | 18: | 136 | 82 | N027 |
| H0447 | 297 | 128 | 83 | H027 |
| n0459 | 298 | 297 |  | H014 |
| H0451 | 298 |  |  | :04\% |
| H0452 | 174 | 184 |  | NOOS |
| H0453 | 133 |  |  | :042 |
| 10454 | 184 | 183 | 82 | H027 |
| \$0455 | 133 | 185 |  | N021 |
| n0456 | 196 | :85 | 83 | H001 |
| H0457 | 172 |  |  | 1003 |
| H0460 | 187 |  |  | 1003 |
| H0461 | 172 | 173 | 186 | H027 |
| H0462 | 187 | 189 |  | N945 |
| H0463 | 188 | 187 | 82 | N02? |
| H0464 | : 59 | 173 | 83 | H027 |
| H0465 | 171 | 173 | 190 | H027 |
| 10466 | 190 |  |  | 1034 |
| H0467 | 290 | 148 |  | H01? |
| H0470 | 315 | 316 |  | H022 |
| H0471 | 19: |  |  | 1026 |
| A0472 | 315 |  |  | 1030 |
| H0473 | 191 | 192 |  | H022 |
| N0474 | 316 | 191 | 92 | HOO1 |
| H0475 | 192 | 10 | 93 | HOOI |
| 14476 | 317 | 315 | 33 | HOOL |
| 1.0477 | 190 | 186 |  | $\mathrm{HO}_{4} 1$ |
| M0500 | 186 | 182 |  | H021 |
| H0501 | 136 |  |  | $1) 50$ |
| H0502 | 329 | 83 |  | H031 |
| H0503 | 329 | 330 | 1 | N02? |
| H9504 | 379 | 330 |  | H022 |
| H0505 | 37 |  |  | 1013 |
| 10508 | 36 |  |  | 1013 |
| H0507 | 196 | 36 |  | NO15 |
| H05:0 | 36 | i96 |  | M015 |
| MOS:1 | 36 | 225 |  | H015 |
| H0S12 | 97 | 238 |  | HO15 |
| H0513 | 97 | 195 |  | H015 |
| N0514 | 195 | 97 |  | H015 |
| N0515 | 195 | 87 |  | H015 |
| 70516 | 196 | 87 |  | KO14 |
| H0517 | 197 | 87 |  | H014 |
| 80520 | 37 | 128 |  | 4015 |
| H0521 | 37 | 197 |  | H015 |
| H0E22 | 197 | 37 |  | H015 |
| 18523 | 197 |  |  | 1013 |
| H0524 | 196 |  |  | 1013 |
| H0525 | 178 |  |  | 1016 |
| H0S25 | 188 |  |  | 1051 |
| H0527 | 128 | 199 |  | H043 |
| nos30 | 199 | 198 | 82 | NOOI |
| nos31 | 201 |  |  | 1052 |
| H0532 | 201 | 202 |  | $\mathrm{NO}+6$ |
| \%0533 | 203 | 202 | 82 | H001 |
| no534 | 203 | $\pm 06$ |  | HUE1 |
| M0535 | 205 | 204 | 201 | H053 |
| H0536 | 205 | 206 | 83 | H001 |
| H9537 | 205 | 193 |  | H054 |
| $\cdots 0540$ | 2.35 |  |  | 1035 |
| 10541 | 299 | 208 |  | H022 |
| HOSte | 210 | 299 | 82 | NOOL |


| 10543 | 299 |  |  | 1030 |
| :---: | :---: | :---: | :---: | :---: |
| MoS44 | 211 |  |  | 1030 |
| HOS45 | 211 | 210 |  | N022 |
| nos46 | 212 | 211 | 82 | HoOl |
| nos 47 | 2:3 | 212 |  | H022 |
| H0550 | 2! 4 | 2:3 | 92 | H001 |
| H05S: | 213 |  |  | 1030 |
| 10552 | 200 |  |  | 1030 |
| no553 | 200 | 214 |  | H022 |
| 40534 | 215 | 200 | 83 | H001 |
| H0555 | 216 | 215 |  | H022 |
| H0556 | 217 | 216 | 82 | N001 |
| M0557 | 216 |  |  | 1030 |
| M0560 | 219 |  |  | 1030 |
| H0551 | 219 | 128 | 83 | H055 |
| H0562 | 221 | 220 | 82 | H00! |
| M0553 | 221 | 219 |  | N022 |
| n0564 | 221 |  |  | 1026 |
| M05 65 | 222 |  |  | 1932 |
| H056e | 222 | 220 |  | N022 |
| Mจ56? | 223 | 222 | ลЗ | HOO! |
| M0570 | 224 | 223 |  | N022 |
| H05 71 | 224 |  |  | ¢026 |
| H0572 | 225 |  |  | 1032 |
| nos 73 | 228 | 23: |  | N025 |
| K0574 | 227 |  |  | 1032 |
| M0575 | 228 |  |  | 1056 |
| nos? | 227 | 229 |  | H015 |
| n0577 | 81 | 231 |  | H05i |
| 10000 | 228 | 230 |  | H021 |
| H0601 | 229 | 223 | 82 | HOOL |
| 10602 | 230 | 226 | 83 | NOOI |
| 10603 | 251 | 232 | 82 | NOOL |
| H0604 | 232 |  |  | 1052 |
| N0603 | 232 | 533 |  | HOI 4 |
| 10606 | 234 | 204 | 23 | NOO1 |
| H0607 | 234 | 233 | 128 | N001 |
| M0610 | 201 | 204 | 205 | HOS 3 |
| H0611 | 203 |  |  | 1052 |
| M0612 | 204 |  |  | 1033 |
| H0613 | 96 | 264 |  | W015 |
| M0614 | 97 |  |  | 1060 |
| H0615 | 195 |  |  | 1013 |
| H0616 | 236 | 235 |  | NOOS |
| M0617 | 239 | 238 |  | N 005 |
| M0620 | 240 | 239 |  | H025 |
| M0621 | 240 | 274 |  | H005 |
| M0622 | 241 | 242 |  | $\mathrm{NOO5}$ |
| H0623 | 242 | 225 |  | H005 |
| H0624 | 242 |  |  | 1052 |
| 10625 | 226 |  |  | 1026 |
| H0626 | 218 | 217 |  | H022 |
| M0627 | 243 | 218 | 95 | HOOL |
| no630 | 244 | 243 |  | H022 |
| M053: | 245 | 244 | 92 | H0O1 |
| H0632 | 244 |  |  | 1030 |
| H0633 | 245 |  |  | : 030 |
| M0634 | 246 | 243 |  | H022 |
| H0633 | 247 | 246 | 83 | HOO! |
| M0635 | 248 | 247 |  | N02? |
| M063? | $2+9$ | 246 | 82 | H) ${ }^{\text {1 }}$ |
| 0.9640 | 248 |  |  | ! 93. |


| H084！ | 230 |  |  | 1030 |
| :---: | :---: | :---: | :---: | :---: |
| H0642 | 230 | 249 |  | H922 |
| H0643 | 224 | 251 | 82 | HeO： |
| H0644 | 223 | 251 |  | N022 |
| H0645 | 252 | 225 | 83 | H001 |
| H0646 | 254 | 253 | 92 | NoO！ |
| M．j647 | 254 | 252 |  | H023 |
| －106So | 254 |  |  | ：025 |
| H2651 | 238 |  |  | 1032 |
| H0652 | 238 | ここう |  | H0E2 |
| H0653 | 255 | 238 | 23 | H0OI |
| H0654 | 257 | 256 | 82 | H001 |
| H0sss | 257 | 255 |  | H022 |
| H0656 | 257 |  |  | 1026 |
| H0657 | 235 |  |  | 1032 |
| H0650 | 235 | 256 |  | H022 |
| H0601 | 96 |  |  | ¢051 |
| n0662 | 258 | 250 |  | H02： |
| 10663 | 259 | 260 |  | H021 |
| H0664 | 259 |  |  | 1034 |
| H0663 | 258 | 6 | 259 | 1062 |
| 40666 | 95 | 263 |  | H015 |
| H0667 | 263 | 96 |  | H015 |
| H0670 | 263 | 87 |  | H015 |
| H0675 | 262 | 87 |  | H015 |
| 10672 | 262 | 261 |  | H015 |
| 20673 | 26： | 262 |  | H015 |
| H0574 | 25： | 273 |  | N015 |
| 10675 | 265 | 273 |  | N015 |
| 10676 | 260 |  |  | 1056 |
| 10677 | 263 |  |  | 1013 |
| 10700 | 251 |  |  | 1013 |
| H0？01 | 262 |  |  | 1013 |
| H0702 | 237 | 236 |  | H005 |
| 10：03 | 237 | 279 |  | H005 |
| H0704 | 25.5 | 264 |  | H005 |
| 10705 | 266 | 265 |  | H063 |
| H0706 | 26？ | 235 | 93 | H001 |
| n070？ | 269 | 265 | 92 | HOOL |
| noilo | 269 | 267 |  | H022 |
| H0711 | 263 |  |  | 1026 |
| An7：2 | 254 |  |  | 1032 |
| N0713 | 254 | 263 |  | H022 |
| H0714 | 270 | 264 | 83 | H001 |
| H0715 | 272 | 271 | 82 | HOOI |
| M0716 | 2.2 | 270 |  | H022 |
| M0717 | 272 |  |  | 1026 |
| n0720 | 273 |  |  | 1032 |
| H0721 | 273 | 271 |  | H022 |
| H2722 | 274 | 276 |  | H064 |
| n0723 | 274 |  |  | 1065 |
| M9724 | 275 |  |  | 1065 |
| M0725 | 275 | 276 |  | NOOS |
| M0726 | 275 |  |  | ［065 |
| nsi2？ | 275 | 278 |  | H064 |
| H0730 | 260 | 276 |  | H00s |
| －n¢31 | 277 |  |  | 1065 |
| Anis2 | 277 | 278 | 82 | Nod！ |
| 90733 | 237 |  |  | 1065 |
| 19736 | 281 | 237 |  | H005 |
| H0739 | 231 | 240 |  | H003 |
| 107：5 | 253 |  |  | 105s |


| MO837 | 240 |  |  | 1065 |
| :---: | :---: | :---: | :---: | :---: |
| 40740 | 241 |  |  | 1065 |
| 10741 | 241 | 280 |  | NOOS |
| M0742 | 281 | 241 |  | 4084 |
| H0743 | 281 |  |  | 1065 |
| 90744 | 265 |  |  | 1065 |
| MOT4E | 230 |  |  | 1065 |
| noias | 281 | 266 |  | HOOS |
| nu?47 | 280 |  |  | 1065 |
| Morso | 266 |  |  | 1065 |
| H0751 | 282 | 283 |  | H005 |
| H0752 | 277 | 285 |  | N064 |
| H0753 | 280 | 276 |  | N005 |
| H0754 | 280 | 286 |  | H005 |
| n0755 | 285 | 287 | 1 | H001 |
| H075 | 287 | 285 | 83 | HOOL |
| M075: | 279 | 286 |  | His ${ }^{\text {H }}$ |
| H0?60 | 279 |  |  | 1052 |
| 40761 | 282 | 299 | 82 | NOOI |
| M0762 | 282 |  |  | 1030 |
| M0763 | 275 | 288 |  | H064 |
| 10764 | 291 | 6 | 2:2 | N027 |
| 140765 | 148 | 291 | 232 | N02? |
| H076\% | 193 | 148 | 296 | H02? |
| N0767 | 193 | 148 | 293 | H027 |
| H07? | 292 |  |  | 1003 |
| ¢0771 | 291 | 296 |  | H031 |
| H07:2 | 292 | 293 |  | 18005 |
| M07 73 | 292 | 296 |  | HOOS |
| M0774 | 293 | 235 |  | H021 |
| M07 ${ }^{\text {c }}$ | 293 |  |  | 1003 |
| H0776 | 294 |  |  | 1003 |
| H0777 | 295 |  |  | 1003 |
| H1000 | 295 | 227 |  | N017 |
| W1001 | 296 | 227 |  | HOL? |
| H1002 | 296 |  |  | 1003 |
| H1003 | 293 |  |  | 1034 |
| M1004 | 146 |  |  | 1020 |
| H:005 | 146 | 396 |  | H040 |
| 1:006 | 300 | 298 | 82 | H027 |
| \$1007 | 299 | 300 |  | HOCS |
| H1010 | 301 | 291 | 83 | H02? |
| H1011 | 302 | 301 |  | HOI? |
| H:012 | 302 | 303 | 82 | H02? |
| H:013 | 302 |  |  | 1034 |
| 11014 | 304 |  |  | 1047 |
| H1015 | 304 | 303 |  | HO1? |
| H1015 | 304 | 293 |  | HOI? |
| H1017 | 306 | 305 | 83 | H027 |
| H1020 | 307 |  |  | 1003 |
| H1021 | 307 | 308 |  | HO15 |
| H1022 | 309 | 308 | 82 | N02? |
| 11023 | 311 | 310 | 32 | H027 |
| H:024 | 311 |  |  | 1016 |
| H1025 | 312 | 310 |  | HO15 |
| H1026 | 312 |  |  | 1003 |
| M10E? | 313 | 97 |  | H040 |
| 11030 | 10 | 314 | こe7 | H02? |
| M1031 | 293 | 294 |  | H01? |
| 11032 | 294 | 304 |  | M': |
| H1033 | 236 | 304 |  | HOI? |
| H1034 | 310 | 317 |  | H222 |



| H： 133 | 352 |  |  | 1003 |
| :---: | :---: | :---: | :---: | :---: |
| H1134 | 352 | 556 |  | N03： |
| 11135 | 352 | 353 |  | M005 |
| M1136 | 353 | 356 |  | N005 |
| H1137 | 353 | こ55 |  | NOE： |
| H1140 | 353 |  |  | 1003 |
| M1141 | 353 | 354 |  | H017 |
| H1142 | 354 | 347 |  | HO1？ |
| M1143 | 354 |  |  | 1903 |
| M1144 | 355 |  |  | 1003 |
| H1145 | 355 | 314 |  | HO17 |
| H1146 | 356 | 314 |  | H017 |
| M1147 | 356 |  |  | 1003 |
| M1150 | 355 | 347 |  | H017 |
| H1151 | 328 | 327 |  | H022 |
| 11152 | 357 | 328 | 83 | H001 |
| H1153 | 358 | 357 |  | H022 |
| H1154 | 359 | 358 | 82 | HOO！ |
| H1155 | 358 |  |  | 1030 |
| M1156 | 360 |  |  | 1030 |
| M1157 | 360 | 359 |  | H022 |
| H1160 | 361 | 360 | 83 | H001 |
| M1161 | 362 | 361 |  | H022 |
| H1152 | 363 | 362 | 33 | NOOS |
| H1163 | 362 |  |  | 1030 |
| M1164 | 364 |  |  | 1030 |
| \％1165 | 354 | 363 |  | H022 |
| H1166 | 541 | 365 | 82 | N02 7 |
| M1167 | 347 | 365 |  | Not 1 |
| 11170 | 342 | 333 |  | HOOS |
| Mil 71 | 366 | 368 |  | H002 |
| M1172 | 3：6 | 345 |  | HO2 1 |
| H1173 | 366 |  |  | ：003 |
| H1174 | 363 | 367 | 32 | H027 |
| M1175 | 367 |  |  | 1047 |
| H1176 | 367 | 340 |  | H02i |
| H1177 | 367 | 371 |  | N021 |
| H1200 | 369 |  |  | 1016 |
| M1201 | 369 | 343 | 307 | H027 |
| K1202 | 369 | 261 |  | N040 |
| 11203 | 369 | 390 |  | N040 |
| 1 1204 | 372 | 371 | 83 | $\mathrm{NO2} \mathrm{\%}$ |
| H1205 | 379 | 373 | 83 | NOO ： |
| H：206 | 343 | 374 | 82 | MOO： |
| M1207 | 343 | 373 |  | H022 |
| H1210 | 382 | 375 | 83 | NOOL |
| H1211 | 377 | 376 | 22 | HOOI |
| K1212 | 377 | 375 |  | H022 |
| M1213 | 377 |  |  | 1026 |
| \％1214 | 378 |  |  | 1932 |
| if：215 | 379 | 376 |  | H022 |
| H1210 | 386 | 579 | 8 E | H001 |
| H1217 | 391 | 380 | 82 | HOO1 |
| M1220 | 301 | 379 |  | N022 |
| M1221 | 381 |  |  | 1026 |
| 111222 | 382 |  |  | 1032 |
| H1223 | 362 | 580 |  | H022 |
| M： 224 | 383 | 370 | 32 | NOOL |
| H1225 | 395 | 534 | 82 | H0）： |
| M1226 | 385 | 383 |  | H022 |
| Hi227 | 39 ミ |  |  | ！${ }^{\text {26 }}$ |
| H1230 | こ36 |  | － | ivこ2 |



|  | C0034 | 29 | c | 0939p |
| :---: | :---: | :---: | :---: | :---: |
|  | 90035 | 30 | c | . 0738 s |
|  | coc 36 | 31 | c | .1095P |
| - | C0037 | 32 | c | 0673P |
|  | C0040 | 34 | c | .0737P |
|  | 60041 | 35 | C | P001P |
|  | C6042 | 36 | C | 43019 |
|  | c004 | 37 | c | 4709 F |
|  | c9044 | 38 | c | . 0672 P |
|  | C0045 | 39 | c | .07729 |
|  | C9046 | 40 | c | . 06919 |
|  | 60047 | 41 | c | .0737P |
|  | cooso | 42 | - | . 0742 P |
|  | C0051 | 43 | c | . 0602 P |
|  | C0052 | 44 | c | . 07018 |
|  | c0053 | 45 | c | .116: ${ }^{\text {P }}$ |
|  | CoOS 0 | 46 | c | .9742P |
|  | cos 55 | 47 | c | . 06028 |
|  | c0056 | 48 | c | .0701P |
|  | 60057 | 49 | C | . 06258 |
|  | C0060 | 50 | c | . 0742 P |
|  | Cosos! | 51 | C | . 0602 P |
|  | C0062 | 52 | E | . 0625 P |
|  | C0063 | 53 | C | .0627P |
|  | C0064 | 54 | c | . 97858 |
|  | C0065 | 53 | c | . 0920 P |
|  | C0066 | 56 | c | . 1625 P |
|  | c006: | 57 | c | .1610p |
|  | c0070 | 58 | c | .1010P |
|  | c0071 | 59 | c | . 1563 P |
|  | C0072 | 60 | c | . 0746 P |
|  | c0073 | 51 | c | . 0704 P |
|  | C0074 | 62 | C | . 0586 P |
|  | C0075 | 63 | C | .0607P |
|  | C0076 | 64 | c | .0746P |
|  | c0077 | 65 |  | . 0704 P |
|  | colot | 66 | c | . 0686 P |
|  | celot | 67 | $\varepsilon$ | .0989F |
|  | coloz | 58 | c | .10709 |
|  | c0103 | 69 | c | . 0683 P |
|  | C0104 | io | c | . 2767 P |
|  | col0s | 71 | ¢ | . 0625 P |
|  | colos | 72 | C | .0694P |
|  | colot | 73 | - | .0627P |
|  | collo | 74 | c | .0908P |
|  | coill | 75 | - | . 0920 P |
|  | colit | 76 | c | . 09698 |
|  | coll3 | 78 | c | .0746P |
|  | C0114 | 78 | c | .0704P |
|  | colls | 79 | c | .0696P |
| - | collt | 80 | c | .1019P |
|  | collt | 81 | c | . 40229 |
|  | C0120 | 82 | c | 3.1465 P |
|  | C0:21 | 33 |  | 3.0045P |
|  | cil22 | 84 | c | . 19198 |
| * | 60123 | 95 | C | .1703P |
|  | C0124 | 36 | c | . 19668 |
|  | C0125 | 87 | c | 1.117: |
|  | cos 26 | 88 | C | . 07018 |
|  | coil2 | 89 |  | . 0724 P |
|  | colso | 99 | c | . E O2? |
|  | 60131 | 91 | C | .9ア01p |




| C034t | 227 | C | . 2255 P |
| :---: | :---: | :---: | :---: |
| C0341 | 229 | C | .0618P |
| C0342 | 229 | E | . 0745 P |
| 60343 | 250 | C | .0601P |
| 60344 | 231 | C | . 16298 |
| C0345 | 232 | C | .0677P |
| 60346 | 233 | C | .1216P |
| 60347 | 234 | 6 | .0673P |
| C0350 | 235 | C | . 1358 P |
| C0351 | 236 | C | . 1056 P |
| 60352 | 237 | C | .1153P |
| 60353 | 238 | C | . 2232 P |
| 60354 | 239 | C | . 10728 |
| 60353 | 240 | C | . 1019 P |
| 60336 | 241 | C | . 6920 P |
| 69357 | 242 | C | . 0788 P |
| C0369 | 243 | C | . 0742 P |
| C0361 | 244 | C | . 0502 P |
| 00362 | 245 | C | .0701P |
| 00363 | 246 | 6 | .0625P |
| 60364 | 247 | C | . 07428 |
| 60365 | 248 | 6 | .0602P |
| 60366 | 249 | 6 | .07018 |
| 60367 | 250 | 6 | $.1142 P$ |
| 60370 | 251 | C | . 07048 |
| 60371 | 252 | C | .0616P |
| C0372 | 253 | C | .0704P |
| 60373 | 254 | C | .0616P |
| 60374 | 455 | C | . 07488 |
| 60375 | 256 | C | .0704P |
| 60376 | 257 | c | . 0686 P |
| C0377 | 258 | C | . 14908 |
| 60400 | 259 | C | . 0748 P |
| 60401 | 260 | $C$ | . 1319 P |
| 60402 | 261 | C | . 3328 P |
| C6403 | 262 | C | . 1161 P |
| 60404 | 263 | C | . 1356 P |
| 60405 | 264 | C | . 2319 P |
| 60406 | 265 | C | .0974P |
| 60407 | 256 | C | .12118 |
| 60410 | 267 | C | .9746P |
| 60411 | 268 | C | . 0704 P |
| 60412 | 269 | 5 | . 06868 |
| 6.413 | 270 | C | . 0746 P |
| 60414 | 271 | C | .0704P |
| 60413 | 272 | C | . 06868 |
| 60416 | 273 | C | . 1802 P |
| 60417 | 274 | C | . 19978 |
| 60420 | 275 | C | .1838P |
| C0421 | 276 | C | . 2410 P |
| C0422 | 277 | 5 | . 0602 P |
| 60423 | 278 | C | . 0630 P |
| 60424 | 279 | C | . 1885 P |
| 60425 | 280 | 6 | .16E7P |
| 60426 | 281 | C | . 1386 P |
| 60427 | 292 | C | .0892P |
| C)439 | 293 | C | . 0798 P |
| C0431 | 284 | C | . 0618 P |
| 60432 | 295 | C | . 531 P |
| 60433 | 288 | C | .2512P |
| c)434 | 297 | C | . 0673 P |
| CO433 | 238 | C | . 0699 P |


| 60437 | 290 | $c$ | . 0527 P |
| :---: | :---: | :---: | :---: |
| C.9440 | 291 | C | . 063 9P |
| C0441 | 292 | C | . 0920 P |
| C0442 | 293 | C | . 1625 P |
| C0443 | 294 | C | . 1010 P |
| C0444 | 295 | C | . 0969 P |
| C0445 | 296 | C | . 1563 P |
| C0446 | 297 | C | . 0709 P |
| C0447 | 298 | C | . 2614 P |
| C0450 | 299 | $C$ | . 1293 P |
| 60451 | 300 | C | . 0624 P |
| C0452 | 301 | C | . 06288 |
| C0453 | 302 | C | . 0684 P |
| C0454 | 303 | E | . 0604 P |
| C0435 | 304 | C | . 1527 P |
| C0456 | 305 | C | . 1081 P |
| C0437 | 306 | C | . 0686 P |
| c0460 | 307 | c | . 2345 P |
| C0461 | 308 | C | . 0744 P |
| C0462 | 309 | C | . 0 91P |
| C0463 | 310 | c | . 0842 P |
| C0464 | 311 | C | . 06988 |
| C0465 | 312 | C | . 2220 P |
| C0456 | 313 | C | . 1401 P |
| C0457 | 314 | C | . 1711 P |
| 00470 | 315 | C | . 0625 P |
| C0471 | 316 | C | . 0703 P |
| C0472 | 317 | C | . 0742 P |
| 60473 | 318 | C | . 0602 P |
| C0474 | 319 | C | .0701P |
| C0475 | 320 | C | . 0665 P |
| C0476 | 321 | c | . 0742 P |
| C0477 | 322 | C | . 06988 |
| cos 00 | 323 | C | . 0701 P |
| cosol | 324 | C | . 062 SP |
| C0502 | 325 | C | . 0742 P |
| C0SO3 | 326 | C | . 06028 |
| coso4 | 327 | C | . 07017 |
| C0505 | 328 | c | . 0883 P |
| C0506 | 329 | C | . 0697 P |
| C0507 | 330 | C | . 10048 |
| COS10 | 331 | c | . 0637 P |
| Cos 11 | 352 | C | . 0665 P |
| C0512 | 333 | 6 | . 2217 P |
| Cosi3 | 334 | c | . 0627 P |
| CoS 14 | 355 | C | . 0720 P |
| COS15 | 336 | C | . 06388 |
| C0516 | 337 | c | . 0643 P |
| C0517 | 338 | C | . 06768 |
| C0520 | 33: | C | . 1673 P |
| cos 21 | 340 | C | .0573P |
| cos 22 | 341 | C | . 0682 P |
| CuS 23 | 342 | C | . 0814 P |
| C0524 | 343 | C | .0686P |
| cos 25 | 344 | C | .0617P |
| cos 26 | 345 | C | . 0813 P |
| Cos27 | 346 | c | . ©9こ2P |
| C0530 | 347 | C | . 1796 P |
| CO531 | 348 | C | . 1487 P |
| C0532 | 349 | C | . 064 5P |
| C0533 | 350 | C | . 1724 P |
| COS34 | $\pm 51$ | C | . 0637 P |



## APPENDIX 8

## MOTIS-C: A New Circuit Simulator for MOS LSI Circuits

Presented at the 1977 IEEE International Symposium on Circuits and Systems, Phoenix, Arizona, April 1977.

##  



 wessoad ayd os paqiassp si jinכzi pojeisesul up vopjessasoc ajnasio $\because$



 eq oste pinuif II •poutjod doujanj E; ewi\&oad







$$
\text { - ARTdspp ropudes3 xfuozวyel e } 10
$$



 -vuj! "Jussuad av -g-SILOK in sinpow jndjno
 uo saseafon opou ainoats tip sadngs meayoad sul






 'viuдojitig jo גjรs,




 st opou oz opou med; stuusis osejtos Sufje§edose


'wea802d 30 odkg sfug je unfssion nau e uf osn
20; Pejdtfp uaaq onpy SIION up pesn sanbfuyoes





voรzวnpozzuy •T





- votgejndwus





 o8jef Nupjetimis jo sssuonวfonjjo oill -sopou and - эno pojorios $2 E$ smaojoarf, ufewopmanyz szetu put
 out 'Sijor ul pesn esoyz una? pentono senbruyjaz şsciteue nou tejenes eufiotcmo podatanip uapa






macromodel, the paraneters of which are deacribed usiag: :WDEL stacemient. Flouting capracitors, as well as grounded capacieurs, are ineluded so that brotstrapping and dynamic logic tatalles can be analyzed.

The non-ifnear device cables are getterated by wiIS $-C$ using a mudified icrm of the Frohmann-Grove NUSFET equations [4]. These tables are written on a Ifle $-l i l e h$ can be saved on dise. They are duldmatically attached and re.sv te usied by the program during later analyses. The infur and outpue capacitances $f$ ur the gate macronudals are obentated by cumparime suitelitug siraliations on SPicin and MOTIS-C and then chousing the - approiriate values $c 0$ mach che results.

## 3. Program Structure

The program is written in a modular style with a main protram calling chree sub-programs in sequence. All fodei and device data is siored in labeled coman blocks with a format decided turing the read-in phase. To improve procram speed during analysis, the program bypasses any macromodel whose driving volcages have nut changed significantly over the past two timepoints. It also writes only node voltage chinges to the output file for dacer interrogation by the post-precessor.
4. Table Funceions for Nonlinarar Elements For each nonlinear device cype, notis-C storcs a catle of outpur currents which is indexed directly by che appropriate combinatisn of controlling voleages. Circuit voltages are scalud to permit. direce indexing from rounded node voltages; for MOS devices and positive supply volcage is scaled to an interaal volcage of 50 volts. In orcer to allow a limited range of capacitive bootstrappine, the device tables are stored for controlling-voltage values to twice the positive supply voleage.
Load devices are indered direct!y by their independent node volcage as in MuTiS. Driver and eransfer gate curfencs are more difficuit to calculace. Fig. 2(a) shows a typical device with its threc controlling voltages. MOTIS uses a cwo-dimensional artay, indexed by boch $V_{k s}$ and $V_{d s}$, and a onedimensional back-gace bias cable co modify the Einal current in accordance with back-gate threshold stift. In NOTIS-C, however, 100 -encry onedirensional tables are used for all device citaracteristics. A vecior of ld's. indexed by $V_{d s}$ at the highest expected zate voltage, Ugs (max), a vector of output conductances for 100 different gace voltages up to $\mathrm{Vgs}_{\mathrm{gs}}(\max )$ and a back-gate bias vector are stored.

Drain currents at any sate voltage belou Vos (max) are obcinined by an urigia shifeing operatiof on the single stored characteristic:

$$
\begin{align*}
& I_{d}\left(V_{g s}, V_{d s}\right)=I_{d}\left(V_{g s}(m a x), V_{d s}+\Delta V\right) \\
& -I_{d}\left(V_{g s}(m a x), j V\right) \tag{1}
\end{align*}
$$

where

$$
\begin{equation*}
\Delta v=v_{8 s}(\max )-v_{8 s} \tag{2}
\end{equation*}
$$

Thi drain : haracteristics of a rest device ind those xemorated by the prosira: using thes above transinetastion arc comparce in fig. $2(b)$.


Fig. 2. m: mFl:T Transfer brvice


Fif. 2b Comparison of MOTIS-C. MOSFET model and a typical duvice

## 5. Macromodeling of Logic Gaces

Ae present. WIIS-C has thres logic gate macromodels, the AND-OR-INVERT, OR-AND-INY:RT, and the cransfer sate. (The $A: D-U R-I: V E R T$ and UR-AND-I:WVERT striactures are shown in rie. 3.) While these gates arc analyzed using techniques very similar to thoss used in MoTIS [1), the eransfer sate macromodel prescnis a more difilicule proilem. Since the duvice current is a function of two independent quantities, $x$ set of two simallaneous equations muse be solved it each cimepoint, whtrh in turn hould substancially increase sulution lime.
The cransfer gate may he rcpresented as a nonlinear, volbage ecntrolied curgent source as shown in Fis. $4(a)$. wit! nodes (1) and (2) as the controlling nodes:

$$
\begin{equation*}
I_{T}=f\left(V_{1}-V_{2}\right)=f(x) \tag{3}
\end{equation*}
$$

A fiestoutier Taylor surics expansion ylelds:

$$
\begin{equation*}
I_{t_{n+1}}=I_{T_{n}}+G_{T} i x=I_{T_{n}}+G_{T}\left(i V_{1}-\Delta V_{2}\right) \tag{4}
\end{equation*}
$$

where

$$
\begin{equation*}
c_{T}=\frac{\partial S}{\partial x} \text { and } \Delta x-\Delta v_{1}-\Delta v_{2} \tag{s}
\end{equation*}
$$

at node (1), Equacion (4) may te ruwritien as:

$$
\begin{equation*}
I_{T_{n+1}}-C_{T} A V_{1}+\left(I_{T_{n}}-G_{T} \Delta V_{2}\right) \tag{6}
\end{equation*}
$$

The equivalene cireuit of Fig. f(b) may be used to represent this equation. Sinee $\Delta V_{2}$ is not kuewn at ehis stage, rather chan use $\tilde{E}_{j}$. (6). an explicit substicution is taade for $\mathrm{iV}_{2}$ :

$$
\begin{equation*}
I_{T_{n+1}}=G_{T} \Delta V_{1}+\left(I_{T_{n}}-G_{T} \delta V_{2}\right) \tag{7}
\end{equation*}
$$

where

$$
\begin{equation*}
\delta v_{2}=v_{z_{n}}-v_{2_{n-1}} \tag{8}
\end{equation*}
$$

A similar process is carried out at node (2) and the resuleing equivalent circuit for the ab's is shum in Fig. 4 (c). The equations are now decoupled and may be solved separately.


Fig. 3a UR-AND-INVERT Gate Structure


Fig. 3b AND-OR-INVERT Gate Structure

(6)


Fig. 4 Transfer Cace Models
6. Analyyis Alderichms
motis cses the backward Euler method, afirseurder muthoid, iur intexirating the capacitos equartunc. Previcuus programs of this type have used the inturautly unscible torward zular wethod.
 order methud, thicti requires che saving of capacitur curtents and ondy one anre suberaction at each iceraction. Muris-C solves for incrumental node voltagus at each elmepoint using nodal analysis. luterial circult voleages, capacicors and device lock-ug eables are sedled to permit the tathles to be indexed directly by rounded node voltages.

While MOTIS-C is similar to MOTIS in that it uses only one ictrition per timepoinc. it matnesins accuracy by ascumatically selecting a timestep to 1 fmit the maximum it at each noje. Forcunately, as the gate outpu: reacnes either the positive or negative suiply voleage, accumulaced vollage errors are lose and che accuracy of the gimulation 1s enhanced.
Floaeing eapacitors cannot be handled using che ducouplias process described for the cransfer gate. The decoupling scheme results in a seable but inaccurace intugration mechod. Instead. the two simulcaneous equacions describing the capaciter nude uil:ages are solved direcely. By insuring that the integration step size is less than the zero-valued time constanc at each capacitar nodu, the number of long operacions for an accurate solution ac wach timepoint may be reduced to 6 per floacing capacicor, significanely reducing the overhead.

- 7. Tirestep selection

At present moris-c does not use automatic efmestep control durinc analysis, because most conventional einestep control senemes are too expensive. However the program does sulece an sacernal elmescep during the equation staup phase prior to analysis. As the prop,ram accumulates ehe node capacitances. it saves the value of the smallest node capacieance it Elnds. Cmin, at any node ocher chan a source node. The maximua node voltabie sulag. $v_{\text {max }}$, is easimaced from the posicive zad negative supply voltages and the maximum gate pulldown currene. $I_{\text {max. }}$ is obtained from the driver table. The progran then compuces an ineernal cimescep. h, using:

$$
\begin{equation*}
h=\frac{C_{\min } \Delta V_{\max }}{I_{\text {max }}} \tag{9}
\end{equation*}
$$

vhere

$$
\begin{equation*}
\Delta V_{\max }=F \cdot V_{\max } \tag{10}
\end{equation*}
$$

F is an empirisal constant chosen to maintain the dlfference between 5P:CE2 and mOTIS-C ouepuc vaveforms at less than $10 \%$ for most eireuits, while maxlimizing the speed of moris-c.
8. Stmulation Resules

Table (1) shews a comparison between SPICES and بorts-c for cuo tyinciai lopic circiaics. In boch cases, SPICE. was usirg assembly language roucines
on tae CDC6400 computer tu sulve the set of linear equations at each Newton-Raphis:n iteration. It should be notel that in the 4 -bit adder eximple, the SHICEI situlation was performed on a Cyber 73 and not on the Berkeley CDC6 $\div 00$. MOTIS-C uses Eixed length arrays fur data scorage. In boch chebe examples, a substancial amunc of storage reanined for more elements and molls-C was over two ordezs of magnicude fioster than SPICE2 for iO: accuracy in the node voltage uaveforms.

| CIRCUIT | SPICE 2 |  |  | YOTIS-C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Number of MOSFETS | Iterations | CPU TImes $s$ ) | Pumber of Gates | Analysis Foincs | $\frac{\text { CPU Tiree }(s)}{\text { Memory }\left(K_{8}\right)}$ |
|  |  | Timepoincs | Memory ( $\mathrm{K}_{\mathrm{R}}$ ) |  |  |  |
| Binary-co- <br> Ocral <br> Decoder | 48 | 1883 | 359 | 17 | 200 | 1.95 |
|  |  | 422 | 120 |  |  | 27 |
| 4-bit | 108 | 14865 | 6435 | 36 | 2200 | 36.4 |
| Adder |  | 3305 | 150 |  |  | 27 |

Table 1: SPICE 2 and YuTIS-C Comparison for two typical circuits.

## 9. Conclusions

MUTIS-C has displayed a definite speed and size advantage over convertional circuit simulation prograns for a special class of incegraced
circuits, namely mCS digital LSI circuits. The analysis sechniques rely on saturacing devices, repeticive structures such as gates and a relativeiy low cireule connectivicy.
For handing circuics of this size, both convenient data input scheres and output data processing techniques must be employed. For this reason, MOiIS-C allous repetitive pose-processing of data within che large compucer or on an off-iline, incelligenc cer:ainal. Ease of program mudification is also most important and the modular structure and FORTRAN language of MOTIS-C permit che addicion of new macromodels without detailed knowledge of the entire program operation.

## 10. Acknowledgements

The authors wish to thank G. R. Boyle and R. Smich tor heipiul discussions. This project was supported by Corporace Engineering at the Hewlett Packard Company, Palu dico, California.
11. References
(1) R. R. Chawla, H. K. Gummel and P. Kozak, "MOTIS-An MOS Timing Simulator," Trans. IEEE, Vol. CAS-22, No. 12, Pp. 901-910, Dec. 1975.
121 L. H. Nagel, "SPICE2: A Computer Program co Simulate Semiconductor Circuits," ERL Mero No. ERL-i!S20, Electronics Rescarch Laboratory. Universicy of California, Eerkeley, May, 1975.
(3) E. Cohen, "Program Reference for SPICE2," ERL Mamo : io. ERL-M592, Elecircnics Research Laboratury, University of Callfornia, Berkeley. Junc 1976.
(4) A. S. Grove. Physics and Technology of Semiconductor Devices. New York: Wiley, 1967.

## APPENDIX 9

## Analysis Time, Accuracy and Memory Requirement Tradeoffs in SPICE2

Presented at the Eleventh Annual Asilomar Conference on Circuits, Systems and Computers, Asilomar, California, November 1977.
A. R. Newzon and D. O. Pederson

Department of Electricai Ensineering and Computer Sciences
and the Electrunics Rusearch Laboratory
University of Callfornda, Berkeley, Californfa 94720

Abserace
SPICE: has proven to be an effeceive eleceronic circuit simulation prograg. Monechelese. necds exise for taster computaeional perfomance ind the ability to simulace economically larger circuics, especially large MOS circuits. Tradeoffs are necessary becucen aceugacy and menory wien circuit size and between accuracy and computacional spued. for a benchmark example of a blanyetomoctal decoder, the ibove aspucis are iliustrazed. In addleton, corputational time that is required for elffercite levels of device madels is lilustraced cogether with the savings achieved using a device bypass scheme and sable lookup models.

## 1. INTRODUCTIOA

Many decisions must be aade in the design of an elece troatc circuit simulation progran which are based on the types of circuics the program is incended co sinwate and the computer on which the program is 80 be exscuced. ds circuit and device eypes and compucars change. it is necessary to raviev these deeisions and make adjustmencs and tmprovements where poasible.

SrICEz [1]. [2| is an'integrated-circuif simulation program which periorns de operating poine. transter ctrve and sensicivity analyses, small-signal ac, toise and lov-level distorcion analyses. and large-signai nonliaear elae domain eranstenc analysis. SPICE2 uas sticten for a C366400 compuer vich 40000 words of available merory. Increasingly, olarge percencage of both the ins:ructional and research use of the program is for the cime-donain analysis of large. hos cransister circuits. These analyses prove to be relatively expenitive. Therefore it is worthuhile to identify che areas vhere mone of the compucational effort is being expended ta the program, reducing this cost where possibia. For !arge circuits. cantral gemory size is aiso ifiniced. s.ose compucer systems have eicher a 1init on maximum memory particion size or apply a surcharge to the amalysis cost based on the amount of venory used.

SPICE2, since 185 release in 197S, has proven to be an efiectave incegraped-circuite simulacor. is expected, modifications and addicions have been made sinco les release to inorove ifs effectivencss. Fepait and corract inevitable bugs. ece. Furcher, ve are faced uith a continuing need for fascer performace and ehe abilify to bandle darger circules.

For economic reasons, there have so be eradeoffs becueen accuracy and circult size, and becueen sccuracy and cospucacional speed. in addition, tractoffs are necessary beeveen the menory requ:remencs necassary for new features and the abilizy to handle large elrcuics for a given compurer capability.

In this paper a deesiled breakdown of chese factors is presened for Spicti. Computational time that is reauired for differenc levels of nonilnear clectronice device nodeifing is devaloped for both woS and bipolar devices as vell an models including eable look-up themes. The tifects and avings of devico-level bypass senemes are evaluated. Fimally, che cost of excensive uscr oricnecd feacures now avaliable in SPICEI is described in teras of raquired aemory and speed.
2. Data storace

SPICE2 provides builizin models for circuit elemene which ean be includst. The pastacters for all acelve dovice medels may be modified duriag the inpur phase but in guncral the same model is usuc for many deviees. For chis reason tre device scotaga requirementa dominace the cotal inpuc daca stotaze. Table 1 coacalat - sumary of the CoC6400 60-bic vords required for eypical devices. Each device requises 3 number of yords co ssore 3 model poincer. devise-dependerts paramecers, such as rusistor vaius or a MoSfer channal Ienget, and zoincers to she locztions in the Modified Hodal Analvsis (MiA) matrix in which che device circuitaodel ciemenes are includect. These poinsers are uned during the analysis 50 save the search cine ochervise requized to find sne corresponding diagonal and offdiagonal encries in the gaetix. The number of morde used by each device Eor these funceions is shown in the second colymn of Table 1.

| element | device <br> storage | four siote <br> vectors | total <br> words |
| :--- | :---: | :---: | :---: |
| resistor | 14 | 0 | 14 |
| cspacitor | 12 | 8 | 28 |
| inductor | 14 | 8 | 22 |
| voltcge source | 16 | 0 | 16 |
| current source | 11 | 8 | 11 |
| SJT | 35 | 56 | 91 |
| TOSFET | 45 | 88 | 133 |
| WFET | 38 | 52 | 82 |
| DIODE | 28 | 28 | 48 |

Outputs: words $=($ nculp 1$)$ *numbtp
Cocigen : words $=2.5$ iops
Table 1 Storage Requirementa in SPICE20.8.
for the erapezoidal incegration seheme used in Spiczz. four past feration values of capacisor charges and inductor fluxes arte uscd to eytlmate the lucal truncacion error and compuce the nexe eimestep value. This information, ecsecter with pasc copies of device branch voleages, partial derivatives and octititiormation is acored in the "state vector". The sturage required for the four pasc stace vectors usud by each device is shown in the third colum of Tabioi 1 and the cotal storage requirenenes for each device is included in the lase column.

The derivatives and other information mentioned above are used to reduce medel evaluation time by allowing a device co be "bypassed" $1 f$ fes branch voltages have not changed signifitancly since the last Neuton-Rapison ireration. In bypass, the pareisl derivatives and currents evaluaced at che last iceracion are simply reloaded inco che Wid matrix and right-hand side vector. Fer digital circuics, Eti- technique proves very valuable os is shown iacer. For MOSFETS the bypass schere uses 32 uords/device in the present implementaeion. This scorage could be reduced 508 tords/device wichout alceriag program performance.

Experieents with SPICE2 have shown that Eruncasion error estimation for thmestep conerol is of 1 imiced value in digital circuits and chat the alternacive mechod of iteracion count is often more eifective [1]. With iteration count thmastep concrol only three state vectors are requited by the progran in its present form and another 22 words/device are saved.

SPICE2 stores its ourpurs in central menory. The meeory used for this storage is prohibitiva for large eirculcs, e.g., a circuic uith greaser than hundreds of devices. The total number of scorage words required is equal to the number of user-requisted surput variables (noutp) plus one, times she cotal number of converged elme-poincs (numetp) as shown in Table 1.

The program also has the facilicy to generace loopless machine code for the factorizazion and solution of the HRA equations. as indicated in Table 1 , the meaory used for chis code is direcely prcporional to the number of operacions performed during the solucion process.

## 3. EXARPLE: THE BLNARY-TO-OCTAL DECODER

Speed and memory eradeoffs chat can be achieved in SPICE2 are illuscraced based on the Eransienc analysis of the wos circuit shown in Fig. 1 . This circuit can be implemented with is sos devices and provides 35 equations in SPICE2. The eransient waveform oucpues for the benchangk run are shown in Fig. 2. The input excications are chosen to keep a portion of the circuit changing at all eimes.

The central memory required by the program for this eircuic is sumarized in table 2 . The alement and output storage requirements dominate the cotal data storage. The generated mactine code does not produce a significant overhead in meaory usage.

## 4. MODEL COMPLEXITY VERSUS SPEED

There are chrec moS models avallable in SPICE2D. 8. The most complex of the chrec (MOS3) 1,3 based on che formulacion of E.Mansy and Boochroya [31. The moS2 eodel is faster co evaluate. It is based on the work of a number of auchors and is described in detall in [4]. The sieplese model, MOSl, is siallar to the Shichman and lindges modei as laplumented in SPICE1 [1]. Both mos2 and mosj contain volesie-dependene eapacitors to mudel thin-oxide charge sturage while MOSI concaing only constane capocicors.


Fig. 1 Binary-to-Octal Decoder.


P18. 2 Outputs of Binary-co-0ceal Decoder for benchmark run.
total percent
words

| Elements : | 7500 | 58 |
| :--- | ---: | ---: |
| Outputs : | 3200 | 25 |
| Codgen : | 1100 | 8 |
| Others : | 1200 | 9 |
| Total : | 13060 | 100 |

Table 2 Scoraga requiremencs for Binary-co-Octal Decoder.

Table 3 show the model evaluation gime per device per lecration ( $c p / d / 1 t$ ) and the percencace of total time

| mocal | $c p / d / 1 t$ (ms) | $\begin{aligned} & \text { \%cp } \\ & \text { lood } \end{aligned}$ | $1 / t p$ overs. | $\begin{aligned} & \text { cp/pp } \\ & \text { smot } \end{aligned}$ | Cp/pp norm |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GP | 2.9 | 81 | 4.5 | $2.6{ }^{\circ}$ | $12^{\circ}$ |
| EMI | 2.3 | 77 | 4.7 | $2.3{ }^{\circ}$ | $10^{*}$ |
| MOS3 | 9.8 | 88 | -3.7 | 2.2 | 18 |
| MOS2 | 4.3 | 79 | 3.1 | 1.3 | 6 |
| MOSI | 3.7 | 78 | 4.1 | 0.9 | 4 |
| MOS8 | 0.24 | 21 | 4.6 | 0.22 | 1 |

*normalized by device count (48/88) cp : central processor time for anolysis
d : octive device
it : Newton-Raphson iteration
$t_{p}$ : time poink
pp : user requested print point
Table 3 Relarive model performance tor alnary-to-0ceal Decoder.
per Neweon-Raphson iteracion spent evaluating the nodel and loading ine idi sacrix encries. These aodels are "smart" in all of the sense chat the bypass schene is included consistentiy in the modele.

The benchark eireuit has also been implemented uaing bipolar devices vith boen the Guearel-Poon (G?) and level-one Ebers-Moll (EM1) Eodels available in SPICE2 [S] for compatison. It is evident that aedel evaluotion and gacrix loading dominages the cocal soluzion tise, cypically $80 \%$ of the cocal.

The results above prompe the frelusion of a eable look-up aodel in the program similar to that used in yozis [ $\dot{0}$ ] and rorif-c [7]. Kesiites using this model as implerenced in syins-C are included in Table 3 as MOSO. The rasuics are for almost identical output Uith zespect to the other wodels fet ehis circuit and vee model evaluation cime uas less chan is efmes ehac usiag MOS1. The speed increase is not entirely retiocted in the run time hovaver. The simpler models cand co have more abrupt switehing points and transe itions unich inerease cha sverage number of iceracions reauired per eimepoinc. This, in turn, increases the nurioer of rejected eimepoines. Both effects slou dowa the amalysis slighely.

For MOSO, the acdel evaluaelon ciac is only 212 of the cotal analysis tame. The ocher 792 is spend solving she matrix equations and computing the next elmepoine. Since all of chese amalyses are made using the prograp-genecated anctine code, the matitix solution fime 15 a very sasil percencage of the socal cime (less than 3 percenc of she cotal time for wosi). The remainder of the tiac is spent in the esticustion of local eruncation error and in overhead associated vieh che analyeis.

## 5. ACCtracy versus speed

SPICE2 uses boch the relative change in active-device brancin currents and node voleares, at vell is theit absoluce change. so cesc for convergince of the Neweon-Raphion iferations at a timpotat. In soas canes it is che maximum permitied relacive change. defined
by the paramseer RflTOL. which decermines the polne of conversence. If the number of iceracions requited $t 0$ converse excesds 10 , elu timepoine is unconditionallv reiceted and the eimencep is cut. othervise an
estimate nt the lucal eruncacion efror (LTE) ineurged eytimace ot the lucal eruncacion ceror (LTE) incurred fer capacicor curixnes and laductor voleages is come puted and cumparud to the maximum permicesi value. stiff lincat or "weakiy nonlinear" circuits, the LTE stepsize concrol 15 exsenilal to maincatn reasonsble accuracy. For hichlv nonlinuar elrcules, however, the iceration count stupsize conerol can provide comparable accuracy an voleage waveiurms at much lesa cose.

A comparison of uaveform accuracy and eeneral processor leige using boch leweacion counc alone and iceratian
jeoune wish lTE, ploces againse RELTOL. is shown in Fig. 3. Run time is nombilized to the progran defaule



- maxunt voltace ersor. $6 \pi 2$
(3)
$x$ RELATIVE cEmTHL PROCESSOR THE. LTE (L)
$t$ Revativt cempal proctssor tite, ic (2)

Fig. 3 Program performance for differanc convargence eriteria.
candicion of LTE stepsize conerol vith RELTOL = 0.1\%. PELTOL is varied from its defaule value to 1002 at with point the analyais is mesninglese.

These plots show that LTE is excremely conservative and can cost admose cwice 2s much as iceracion count on a large digital circuit. LTE maticains voltage vaveform accuracy over a much uider ranse of valucs of RELTOL bue vith reasonible valuws of RELTOL the resulca are deneical for the benchark eircuit of Fig. 1 .

## 6. THE mODEL EVALbATION EYpaSS schere

As mentioned carlier. the nonlinear device aodels any not be evaluated as every iteracion. $1 t$ the change in device branch wolespes is sufficiently undil, the derigatived and curtencs evaluaced at the previout
cimepoint will be loaded inscead. Earlief experiments indliated that this bcheme provided an average of only 42 saving in run the for a vartcey of circuita [1]. Our prescne yculfes indicace that for large dixical circults savings of over 40 are ponsible. Flyure 3 Includes a plos of the nercentage of cotial model evaluations which resulted In a bypass, using LTE and the mos 2 model. These savings justify the extra memory required to implement chis scheme.

If a much faster model evaluation scheac is used, such as cable look-up, the advantage of bypass is significancly reduced. In fact, the cime required to test for bypass aay be comparable to che cotal model evaluation time.

## 7. sumpary

There are a number of areas where SPICE 2 may be 1 mproved for the analysis of large, digital mos cireuits. The reduction of storage in the stare vectors and the use of iceration-count cieastep concrol reduce substantially the memory required for elements. The storage of outpurs on disk, rather than in central meeory. ls also desirable for large analyses.

The machine code generated by the program does not require a substancial amount of neaory and signiflcancly ieproves tun tiae if the device zodels can be evaluated cheaply.

In SPICE2D.8, model evaluation ciec seill dosinates cocal run time. Techniques such as cable look-up need to be investigated furcher co provide $a$ more uniform spread of cemputacional effort while not dagrading the solution accuracy. Finally, the bypass seheme used in SPICE2 is worthwhile for digital circuits. It prevides substantial eime savings for a relarively seall penalcy in meeory requiremencs for cases vhere a model evaluarion time is significant.

## 8. ACKNOLLEDCERENTS

The authors wish to thank E. Cohen for helpful discussions and assistance with some of the programming decails. L. jensen and j. Crawford helped with many of the SPICE2 runs required co gacher the staciscics presented in this paper.

Research sponsored by the U.S. Atry Research office Grant DAA829-76-6-0161 and the Hewlect Packard Company.

## 9. references

(1) L. W. Nagel. "SPICE?: a Compucer Progran to Simulate Semiconductor Circuics." ERL Meno No. ERL-M520, Electronics Research Laboracory, Untversity of California. Berkeley, May 1975.
[2] E. Cohen, "Program Reference for SPICE2," ERL Meno No. ERL-MS92, Elecerondes Research Laboratory. Universicy of California. Berkeley, June. 1976.
[3] A. R. Boothroyd and Y. A. El-Mansy, "A New Aceurate Model of the IGFET for CAD Applications," International Electron Duvices Meering Technical International Electron Devices Meeting Tech
Digest, PP. 31-34, iashington, D.C. 1974.
[4] D. R. Alexander, ee al.. "SPICFI MOS Modeling Hundbook." Report 3DM/ג-77-071-TR, BCM Corporacion. Albuquerque, Sew Mexico. 1977.
[5] Ian Geeteu, "Modeling the Bipolar Transistor," Tektronix, Inc., Beaverion, Oreson, March, 1976.
$[6]$ B. R. Chawla. H. K. Gumal, P. Kozak, "Yoris An mos Timing Simulator," Trans. IEEE, Vol. CAS-22. No. 12. Pp. 901-910, Dec. 1975.
(T] S. P. Fan, M. Y. Hsueh, A. R. Nevion and D. O. Pederson, "moris-C: A New Clrcult Simulator for mos LSI Circuits." Proceedings, 1977 IEEE Incernaciunal Symposiun on Circuits and Systers. Phoenix, Arizona. April 25-27, 1977.

## APPENDIX 10

## A Simulation Program with Large-Scale Integrated Circuit Emphasis

Presented at the 1978 IEEE International Symposium on Circuits and Systems, New York, New York, May 1978.

A.R.Vewton and D.O.Pederson<br>Department of Electrical Engineering and Computer Sciences.<br>Unversity oi California. Berkeley, C3., 94720

Abstracr: SPLICE is a coraputer program for the simulation of large dipital electronic circuits which combines circuit. timing and togic analyses into a single package. It provides detailed analog circuit simulation for critical parts of the network while signals between the circuit blocks may be processed using timing or logic analyses. All three types of analysis are performed simultaneously, while event control is used to enhance execution speed.

## 1 INTRODUCTION

A number of simulation techniques are available for the analysis of electronic circuies. For small circuts where analog voitage ievels are critical to circuit performance. or where ughtiy coupled feedback loops exist, a circuit simuiator such as SPICE? (ll can aceurately predict circuit geriormance. As the size of the carcuit increases, the cost and memory requirements of such an analysis become prohibitive. Fortunateiy, a large fraction of a typical LSI system is digital in nature. For ihis reason, certain simplifications may be made during the analysis winch greatly increase execution speed and yet provide adequate information 3 bout circuit periormance.

For circuits where a verification of the logical operation of the circuit and only first-order timing information is suificient, a logic simutator may be used [2]-\{4]. If dynamic charge-storage effects or bilateral circuit elements are important. or if a waveform analysis is required and the accuracy and expense of circuit stmulation is not justified, a timing simulater can be used (5).[6].

A comparison of circuit. timing and logic analysis programs for the analysis of the same problem on the same computer [7] has shown MOTIS-C [6] to be typically two orders oi magnitude faster than SPICE2, and SALOGS-3 [2] to be three orders of magnitude faster than SPICE2.

It is evident that for the analysis of large digital systems which contan tighsly coupied circuit blocks or satical paths 2 sumulator is required which will combine the accuracy of circuit simulation ifor eritical parts of the network) with the speed and memory-saving advantages of uming and logic simulation for the remander of the circuit [S]. SPLICE (Simulation Program with Large-scale Integrated Circuit Emphasis) has been wruten with this goal in mind.

This work was sponsored by flewlett P3ekard, Pato Alto, Cl.

## : PROGRAM STRUCTURE

The block structure of program SPLICE is shown in Fig.1. The proyram has been partitioned into three distinct blocks which communicate with each other via mass-storage files. This permits the input and output processing modules of SPLICE to be implemented on machunes other than the main computer. The :nput processor for SPLICE processes data with a syntax which is very similar to that used by program SPICE2. It is resporsible for circuit macro expansion, satisfying back-referenced modeis. identifying element types and reducing arithmetic expressions wherever possible. The input proiessor produces a binary file to be read by the Setup and Analysis segment of the proyram. iThis binary file could also be produced by programs such as cirect ireuit extraction from integrated circuit artwork data.)


Fig. 1 - Goneral Seructure of SPLICE
Certain analysis constants and variables are initialized and the input file is read and processed. After reading the circuit descripuon and anaiysts requests, the program performs a number of preprocessing operations to minimize the overhesd which will occur during the analysis. This Setup Phase includes the generation of node fanin and fanout taties, the reduction of data required for each element to signal-gath values and a model pointer, the compaction of
node-to-ground capacitors (S), mock decomposition of the sparsely-ntored circuit matricies to minamize and compute fill-ins. and the reduction oi many indirect address chans :o reduce the number of memory reterences periormed Juring analysis. Most of the data used by SPLICE is stored in dynamically allocated arrays controiled by a memory management package included. in the program. A number of ternporary mass-storage files are used by SPLICE to reduce the maximum memory requirements of the program during the Setup Phase. These files are released prior to the analysis.

The circuit is then analyzed using an event scheduling scheme similar to that used in many modern logic simulators 19]. However. in contrast to a logic simulator the "events" scheduled in SPLICE may be any one of the three types: logic, timing or circuit. After the analysis of a scheduled block. any other blocks affected by its change of state are also scheduled for analysis. The storage of selected circuit variables on mass-storage as they change is also controlled by the schedular, as described in Section 3.1. If a circuit block exhibits no significant change in state over a period of time. it may be released from the event list just as a logic or timing block would be.

After the analysis the output file may be processed repeatedly by the output module of the program to produce waveform plots and logic output tables. This task may be performed on the host machine or the data may be shipped to an off-line intelligent terminal.

## 3 ANALYSIS ALGORITHMS

The program can perform a static analysis, which will allow for the propagation and solution of initial conditions, and a time-domain non-linear transient analysis for circuit node voltages and logic levels. The logic simulation uses four states: logic zero. logic one, undefined and high impedance. All logic elements may have different rise and fall delays, a necessity for MOS logic. As an event occurs, control is passed remporarily to the circuit, timing or logic analysis control module. Esch block of the circuit uses a model control block (ACB) of data which contains either the information or the addresses of the information required during analysis.

To reduce the overhead imposed by the scheduling operation for a circuit analysis. the concept of minimum resolvable time (MRT) is used. One unit of MRT is both the minumum permitted non-zero gate delay of the logic simulation and the minimum time for which a circuit or timing block may be analyzed for the storage of changed values of propagation of events. For example. once a circuit analysis is scheduled. the circuit block is analyzed repeatedly until at least one unit of MRT has elapsed. In general, this should not require more than one solution uniess one or more of the circuit varibles is changing very rapidly at that tume. Another advantige of MRT is that since plece-wise input sources are constraned to have their breakpoints at integer multiples of MRT a breakpoint table, such as is used in SPICE2, is not required.

One time consuming aspect of schedular operation is the searching of the event list to insert a new event. Since most events occur within 100 MRT units of the present event and because of the uniturm discretization of time provided by the MRT athorithnis. a seiected number of events near the present event may be aduressed directly. SPLICE provides direct addressing for 200 MRT units around the present event. This scheme implies a small penatty in storage but reduces the event access time during analysis (10].


Fig. 2 - Structure of the Schedulan
Control Blocks

### 3.1 The Schedular

The structure of the schedular event list is shown in Fis.2. The event list is partitioned into three blocks. The first block SCB1 is addressed by ISCB1 and contains the event presently teing processed as indicated by pointer PT (Present Time) in Fig.2. The entrics in this block and in block SCB2 are separated in time by one unit of MRT. Multiple events at the same time are handled with a linked structure, as shown. Many of the MCB pointers in these blocks will be null (-1) for 3 relatively inactive network. Any events scheduled to oceur outside the range of SCBI and SCB2 are stored in biock SCB3 and are tayged with th :hey are due to be processed. As PT moves down the list to $\operatorname{ISCBI}+99$. pointers ISCBI and ISCB? are swayped. block ISCB2 is cleared and the entres in SCB3 are searched for inclusion in
the new SCB2 block. Should the network become dormant. that is if SCB1 and SCB2 are empty, a provistion is made to branch directly to the next change in input excration which would be present in SCB3.

### 3.2 Model Control Block (MCB)

All network macro-models use an MCB during analysis. The structure of the MCB for 3 circuit block is shown is Fig. 3 (a). Examples oi circuit blocks stored in this way are floatug eapacitors or resistors. operational ampltiers. or a number of MOS transfer gates connected to a single circuit node. The sparse circuit matrix is stored as a set of linked elements associated with the solution vector and the circuit MCB contains a set of pointers to these nodes, ordered such that the number of fillins generated duting the matrix elimination processed is minimized. The circuit elements are stored as a linked list associated with the MCB. Elements stored in the etement list contain pointers to directly address their matrix entry locations. as is done in SPICE2. These pointers are generated during the Setup Phase to minimize mainx load tume durng the circuit analysis. To further reduce the ume overiead associated with finding the matrix locations for each element. the modined nodal dnalysis (MNA) matrix is only updated between Newton-Raphson iterations at a single umepoint if variable charge-storage elements are present in the block or the timestep has just been cut. Otherwise, the LU factors computed at the first iteration of the timepoint are used (11).


Fig. 3 - Data Storago for Eiomants

The MCB for a typical timing or logic element is shown in Fig.j(b). The structure is very similar to the element storage structure for a crrcuit blenk. No parameters are stored with the etements, but rather it new model is senerated for each dafferent element type ur device geometry. Whate this implies a storage penaity ior smail carcuits. for large carcusts where one type of device may be used many hundreds or thousands of times this approuth results in significant storage savings. The device model block may contan a plece-wise linear look-up table, the parameters required for 3 simple analyucal model. or the parameters required for 3 more complex model. For exampte an MOS transistor may be modeled using the table look-up tecthmue employed in MOTIS-C. the simple Shichman-Hodges model of SPICE-1 (1) or the MOS2 model of SPICEID (12). These roodels are available for both the circuit and timing analyses.

### 3.3 Solution Vector and Faneut Tables

The structure of the solution vector and fanout tables is shown in Fig.t. For each node type. the output vector contains pointers to the node fanin and fanout tabtes, the node type (logic, timing, external circuit or internal circuit) and the last time at which a logic or voltage change occurred as that node. In all enses the fanout table contains the addresses of all elements which are driven by the node. Should the state of a node change sifunfieantly at any time, the fanout table is scheduled for processing and thus the effect of the change is propagated throughout the circuit.

For logic nodes the fanin pointer is only used if the logic node is a buss, that is if more than one logic element may determine the logieal state of the node. In this case the fanin table is used to check for buss contention. The pass two logic states of the node are packed into a single word as the end of the list.


Fig. 4 - Node Data Structure

For timing nodes the fanin table contains the addresses of all elements which drive the node. These may inciude driver transistors, loads, transmission gates or flosting capaci-
tors. Grounded capactors are treated as a special case 10 improve efficiency. The past two node voltages and the address of the node cupusitance entry are stored at the end of the list. Timing node voltages are sealed and stored as integers with 30000 discrete levels of voltage spanning twice the ranye of the network power supplies.

Circuit blocks are treated as timing macromodeis, communicaung with the rest of the network via timing nodes. When a circuit block is scheduled. all timing nodes to which it is connected are processed to generate a Norton equivalent - at the node. The circuit block, together with the current source and conductance equivalents at these external circuit nodes. is processed. Should internal or external circunt node voltages change sugnificantly, the circuit block and its associated timing nodes are scheduled one unit of MRT ahead.

## + PROGRAM PERFORMANCE

The program has been used to simulate a number of circuits. so far the largest being a 600 MOSFET PLA circuit. For logic elements an average of 12 words per gate or 12 words per logic node are required. This includes the storage required for the element itself and its share of node, fanin and fanout table storage. The speed of a pure logic simulation is approximately lous per gate per unit of MRT or Ims per gate-event. For timing simulation approximately $\$$ words per device or 25 words per timing node are required. The speed of a pure timing simulation is typicaliy 50 us per MOS transfer cevice per unit of MRT. For both logic and timing simulations the execution times may vary up to an order of magnitude depending on the properties of the circuit being simulated. The time and memory requirements of a circuit simulation are variabie but in general they are significantly lower than those of SPICE2D.

## 5 SLMMARY

SPLICE is a simulation program for large-scale digital electronic systems and can perform circuit, timing and logic analyses in parailel. White SPLICE is written for use on a CDC6400 computer, it was designed with use on a minicomputer or similar inteiligent terminal in mind.

The program uses event-scheduling algorithms coupled with modern circuit analysis and tining simulation techmẹues to take advantage of some of the properties of large integrated circuits and enhance both program execution speed and data storage requirements. For logic analysis an average of 12 words per simple gate is required. Timing anaiysis results show an average of 8 words per element. For circuit blocks the storage requirements vary but are significantly less than those of SPICE2. Preliminary results indicate that SPLICE typically requires lous per simple gate per unit of MRT for logic simulation and SOus per MOS device per unit of MRT for timing simulation on the CDC6400. A combined simulation would lie between these two limits.

## 6 REFERE.SCES

[1] L. W Nagel. 'SPICE2: a Computer Program to Simulate Semiconductor Circuits." ERL Memo .io. ERL-MS20. Ciniversity of Cahfornia. Berkeley, May 1975.
(2) G. R. Cise. "SALOGS .- A CDC 6600 Program to Simulate Digıta! Logic Networks, Vol.1 - User's Manual." Sandia Lab Report SA:ND 74-C+41, 1975.
(3) P. Witcox and A. Rombeck, F/LOGIC - An interactive Fault and Logic Simulator for Distal Circuats," Proc. I3th ACM Design Automation Workshop, pp. 63.i3, 1976.
( 4 | Several large-scale logic and fault analysis simulators are commercially available, such as CC-TEG.AS3, D-LASAR, and LOGCAP.
[S] B. R. Chawla. H. K. Gummel. P. Kozak. 'MOTIS - An MOS Timing Simulator," Trans. IEEE. Vul.CAS-22. No.13. pp.901-910. Dec. 1975.
[6] S. P. Fan, M. Y. Hsueh. A. R. Newton and D. O. Pederson. MOTIS-C: A New Circuit Simulator ior MOS LSt Cir. cuits." Proceedings. 1977 IEEE International Symposium on Circuits and Systems. Phoenix, Arizona, Apral 25-27, 1977.
(7) M. Y. Hsuch. A. R. Newton and D. O. Pederson, New Approaches to Modeling and Electrical Simulation of LSI Logic Circuits.* Journees d'Electronique, 1977. Lausanne, Switzerland.
[8] G. Arnout. H. De Man. The Use of Threshold Functions and Boolean Controlied Network Elements for Macromodeling of LSI Circuits." Digest of Technical Papers, ESSCIRC'77, Ulm, F.R.G.
[9] S. A. Szygenda and E. W. Thompson. Modeling and Digital Simulation for Design Verification and Diagnosis," Trans. IEEE, Vol.C-2S. No.13, pp.1242-1253. Dec.1976.

## [10] M. J. Flomenhoft. Private Communication

[11] A. R. Newton and G. L. Taylor, ‘BlaSL. 25 - An MOS Circuit Simulation Program for a Program!nable Calculator." Proceedings Tenth Annual Conference on Circuits, Systems and Computers. Asiiomar, California, 1976.
[12] "SPICE2 MOS Modeling Handbook." D. R. Alexander et al, Report BDM/A-77-071-TR. BDM Corporation, Albuquerque, New Mexico, 1977.

## REFERENCES

[1] L. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," Electronics Research Laboratory Report No. ERL-M520, University of California, Berkeley, May 1975.
[2] G. R. Case, "SALOGS - A CDC 6600 Program to Simulate Digital Logic Networks, Vol. 1 - User's Manual," Sandia Laboratory Report No. SAND 740441, 1975.
[3] G. Case, "The SALOGS Digital Logic Simulator," Proc. 1978 IEEE International Symposium on Circuits and Systems, New York, pp. 5-10, May 1978.
[4] P. Wilcox, A. Rombeck, "F/LOGIC - An Interactive Fault and Logic Simulator for Digital Circuits," Proc. 13th ACM Design Automation Workshop, pp. 68-73, 1976.
[5] S. A. Szygenda, "TEGAS2 - Anatomy of a General Purpose Test Generation and Simulation System for Digital Logic," Proc. 9th Design Automation Workshop.
[6] "LOGCAP-II User's Guide," National CSS, Inc., Norwalk, Conn.
[7] B. R. Chawla, H. K. Gummel, and P. Kozak, "MOTIS - An MOS Timing Simulator," IEEE Trans. Circuits and Systems, Vol. CAS-22, No. 12, pp. 901-

909, Dec. 1975.
[8] J. D. Crawford, M. Y. Hsueh, A. R. Newton and D. O. Pederson, "MOTIS-C User's Guide," Electronics Research Laboratory, University of California, Berkeley, June 1978.
[9] M. Y. Hsueh, A. R. Newton and D. O. Pederson, "New Approaches to Modeling and Electrical Simulation of LSI Logic Circuits," Journees d'Electronique, 1977, Lausanne, Switzerland.
[10] G. Arnout and H. J. DeMan, "The Use of Threshold Functions and BooleanControlled Network Elements for Macromodeling of LSI Circuits," IEEE J. Solid-State Circuits, vol. SC-13, pp. 326-332, June 1978.
[11] E. Cohen, "Program Reference for SPICE2," Electronics Research Laboratory Report No. ERL-M592, University of California, Berkeley, June 1976.
[12] SCEPTRE, Air Force Weapons Laboratory Technical Report AFWL-TR-6977, Kirkland AFB, NM, 1969.
[13] W. T. Weeks et al, "Algorithms for ASTAP - A Network Analysis Program," IEEE Trans. Circuit Theory, vol. CT-20, pp. 628-634, Nov. 1973.
[14] G. R. Boyle, "Simulation of Integrated Injection Logic," Electronics Research Laboratory Report No. ERL-M78/13, University of California, Berkeley, March 1978.
[15] M. Y. Hsueh, A. R. Newton and D. O. Pederson, "The Development of Macromodels for MOS Timing Simulators," Proc. 1978 IEEE International

## R. 3

Symposium on Circuits and Systems, New York, pp. 345-349, May 1978.
[16] L. O. Chua, P. M. Lin, Computer Aided Analysis of Electronics Circuits; algorithms and computational techniques, Prentice Hall, New Jersey, 1975.
[17] C. W. Ho, A. E. Ruehli, P. A. Brennan, "The Modified Nodal Approach to Network Analysis," Proc. 1974 IEEE International Symposium on Circuits and Systems, San Francisco, pp. 505-509, April 1974.
[18] D. R. Alexander et al, "SPICE2 MOS Modeling Handbook," Report BDM/A-77-071-TR, BDM Corporation, Albuquerque, New Mexico, 1977.
[19] A. Vladimirescu, E. Cohen and D. O. Pederson, "SPICE2 User's Guide," Electronics Research Laboratory, University of California, Berkeley, April 1978.
[20] M. Y. Hsueh and D. O. Pederson, "An Improved Circuit Approach for Macromodeling Digital Circuits," Proc. 1977 IEEE International Symposium on Circuits and Systems, Phoenix, pp. 696-699, April 1977.
[21] L. O. Chua and L. K. Chen, "Diakoptik and Generalized Hybrid Analysis," IEEE Trans. Circuits and Systems, vol. CAS-23, No. 12, pp. 694-705, Dec. 1976.
[22] F. F. Wu, "Solution of Large-Scale Networks by Tearing," IEEE Trans. Circuits and Systems, vol. CAS-23, No. 12, pp. 706-713, Dec. 1976.
[23] G. Guardabassi and A. Sangiovanni-Vincentelli, "A Two Levels Algnrithm for Tearing," IEEE Trans. Circuits and Systems, vol. CAS-23, No. 12, pp. 783-791,

Dec. 1976.
[24] A. Sangiovanni-Vincentelli, L. K. Chen and L. O. Chua, "An Efficient Heuristic Cluster Algorithm for Tearing Large-Scale Networks," IEEE Trans. Circuits and Systems, vol. CAS-24, No. 12, pp. 709-717.
[25] A. E. Ruehli, N. B. Rabbat and H. Y. Hsieh, "Macromodular Latent Solution of Digital Networks Including Interconnections," Proc. 1978 IEEE International Symposium on Circuits and Systems, New York, pp. 515-521, May 1978.
[26] A. E. Ruehli, R. B. Rabbat, H. Y. Hsieh, "Macromodelling - an approach for analysing large-scale circuits," Computer Aided Design, vol. 10, No. 2, pp. 121129, March 1978.
[27] G. Kron, Diakoptics - Piecewise Solution of Large-Scale Systems, MacDonald, London, 1963.
[28] N. B. Rabbat and H. Y. Hsieh, "A Latent Macromodular Approach to LargeScale Sparse Networks," IEEE Trans. Circuits and Systems, vol. CAS-23, No. 12, pp. 745-752, Dec. 1976.
[29] F. H. Branin, "The Relation between Kron's Method and the Classical Methods of Network Analysis," Matrix and Tensor Quarterly, vol. 12, No. 3, pp. 69-115, March 1962.
[30] A. Ralston, A First Course in Numerical Analysis, McGraw Hill, New York,

1965
[31] S. Seshu and D. N. Freeman, "The Diagnosis of Asynchronous Sequential Swithching Systems," IRE Trans. Elec. Comp., vol. EC-11, No. 4, pp. 459-465, August, 1962.
[32] S. A. Szygenda and E. W. Thompson, "Modeling and Digital Simulation for Design Verification and Diagnosis," IEEE Trans. Computers, vol. C-25, No. 12, pp. 1242-1253, Dec. 1976.
[33] M. J. Flomenhoft and B. M. Csensitis, "Minicomputer-Based Logic Circuit Fault Simulator," Proc. 11th ACM Design Automation Workshop, 1974.
[34] M. M. Markowitz, "The Elimination form of the Inverse and its Application to Linear Programming," Management Science, vol. 3, pp. 255-269, April 1957.
[35] C. N. Ahlquist, J. R. Breirogel, J. T. Koo, J. L. McCollum, W. G. Oldham and A. L. Renninger, "A 16384-Bit Dynamic RAM," IEEE J. Solid-State Circuits, vol. SC-11, No. 5, pp. 570-574, Oct. 1976.
[36] This program was developed by L. Scheffer, Corporate Engineering, HewlettPackard, Palo Alto, Ca.
[37] The version of MOTIS-C used here has been modified for efficient execution on the HP 3000 computer by L. Scheffer, Corporate Engineering, HewlettPackard, Palo Alto, Ca.
[38] H. Schichman and D. A. Hodges, "Modeling and Simulation of Insi ${ }^{1 n+e d-G a t e}$ Field-Effect Transistor Switching Circuits," IEEE J. Solid-State Circuits, vol.

SC-3, pp. 285-289, Sept. 1968.
[39] A. S. Grove, Physics and Technology of Semiconductor Devices, Wiley, New York, 1967.
[40] E. B. Kosemchak, "Computer Analysis of Digital Integrated Circuits by Macromodeling", Ph.D. thesis, Columbia University, USA, 1971.
[41] N. B. Rabbat, "Macromodeling and Transient Simulation of Large Integrated Digital Systems," Ph.D. thesis, The Queen's University of Belfast, UK, 1971.

