

Copyright © 1982, by the author(s).  
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

**PIPOLAR-JFET-MOSFET NEGATIVE RESISTANCE DEVICES**

**by**

**L. O. Chua, J. Yu and Y. Yu**

**Memorandum No. UCB/ERL M82/84**

**15 November 1982**

# BIPOLAR-JFET-MOSFET NEGATIVE RESISTANCE DEVICES

by

L.O. Chua, J. Yu and Y. Yu

Memorandum No. UCB/ERL M82/84

15 November 1982

ELECTRONICS RESEARCH LABORATORY

College of Engineering  
University of California, Berkeley  
94720

# BIPOLAR-JFET-MOSFET NEGATIVE RESISTANCE DEVICES<sup>†</sup>

Leon O. Chua, Juebang Yu and Youying Yu<sup>††</sup>

## ABSTRACT

A unified approach is given for generating all negative-resistance circuits made of 2 transistors and linear positive resistors only. The 2 transistors may be bipolar (npn or pnp), JFET (n-channel or p-channel), MOSFET (n-channel or p-channel), or their combinations. Since the circuits do not require an internal power supply, they are passive and can be integrated as a 2-terminal device in monolithic form.

Two algorithms are given for generating a negative-resistance device which exhibits either a type-N v-i characteristic similar to that of a tunnel diode, or a type-S v-i characteristic similar to that of a four-layered pnpn diode.

Hundreds of new and potentially useful negative resistance devices have been generated. A selected catalog of many such prototype negative-resistance devices is included for future applications.

---

<sup>†</sup>This research is support in part by the Joint Services Electronics Program Contract F49620-79-C-0178.

<sup>††</sup>Leon O. Chua is with the Department of Electrical Engineering, University of California, Berkeley. Jueband Yu is with the Chengdu Institute of Radio Engineering, Sichuan, PRC, and Youying Yu is with the North China Institute of Electric Power, Baoding, Hebei, PRC.

## 1. INTRODUCTION

The announcement of the first negative-resistance device in 1918 [1] was greeted with skepticism by some and fascination by others. As the name "negative resistance" seems to suggest that the device obeys Ohms law ( $v = Ri$ ) with  $R < 0$ , many physicists and engineers had dismissed this announcement as nonsense because it clearly violates the conservation of energy. This controversy was quickly resolved when it became clear that the device is actually nonlinear and that the term "negative resistance" implies only that the slope is negative at a certain region of the  $v$ - $i$  characteristic. So long as this characteristic lies within the first and third quadrants of the  $v$ - $i$  plane, the device is passive and is therefore physically realizable without an external source of energy, e.g., a battery.

Spurred by the discovery of the dynatron, and its many potential applications, many vacuum tube negative-resistance circuits have since been invented and reported in the literature [2-18].

The invention of the transistor in 1948 has naturally triggered a search for solid state negative-resistance devices. Unlike vacuum tubes, however, the physics of solid state devices is much more complex. It was not until 1958 before the first negative-resistance solid state device, called the tunnel diode, was invented by Esaki [19]. In fact, so exotic was the physical mechanism responsible for the negative resistance that a Nobel prize in physics was awarded to Esaki in 1973. It took another 8 years before another promising 2-terminal solid state negative-resistance device, called the Gunn diode, was invented [20]. Even more exotic is the physical mechanism responsible for this differential negative resistance that it took another researcher to explain the Gunn effect [21].

Notwithstanding the much more difficult challenge (compared to that of the vacuum tube era), the search for new solid state negative-resistance devices has continued unabated over the years [22-55]. While some of the negative-resistance devices reported in [22-55] are bulk semiconductor devices, most consist of combination of bipolar transistors, JFETs, and MOSFETs.

Almost all of the negative-resistance devices reported in the literature so far were discovered either by accident, or with the help of intuition and various ad hoc techniques. This is why most papers on this subject are concerned only with one negative-resistance circuit. Moreover, since the circuit is usually presented as if "pulling a rabbit out of a hat," the

reader is often left with the perplexed question of how the circuit was originally conceived.

One of our objectives in this paper is to remove the mystery behind the discovery of these circuits by showing how they can be systematically derived via a unified approach. In particular, we will present two simple algorithms for generating negative-resistance devices using only linear positive resistors and two transistors, which may be bipolar JFET, or MOSFET [56], or their combinations.

Unlike many negative-resistance circuits in the literature which require an internal power supply, all circuits generated by our algorithm are source free. Hence, once integrated and encapsulated in a standard package, our circuit becomes a 2-terminal negative-resistance device, just like the tunnel diode, and the Gunn diode.

In fact, the main contribution of this paper is the wholesale presentation of numerous new two-transistor negative-resistance circuit configurations<sup>†</sup>, both in the body of the paper, and in the form of a selected catalog in the Appendix. Each of these circuit configurations is potentially a useful 2-terminal negative-resistance device.

A type-N device is characterized by a continuous non-monotonic voltage-controlled v-i curve having at most one maximum (peak) and one minimum (valley), as shown in Fig. 1(a). The "dual" characteristic shown in Fig. 1(b) defines a type-S device.

Using our algorithm, all negative-resistance circuits reported in the literature (using only linear positive resistors, and two bipolar, JFET or MOSFET transistors, or their combinations) can be generated. Consequently, only a few typical circuits will be presented in this paper to illustrate our algorithm. The symbols for the bipolar, JFET, and MOSFET transistors are shown in Fig. 2.

In Section 2, several type-N devices using at most 2 linear positive resistors are presented first. The algorithm for generating type-N devices is then given without proof.

---

<sup>†</sup>This is in sharp contrast with previous papers on this subject [1-55] which, with few exceptions, contained only one new circuit in each paper.

In Section 3, several type-S devices using at most 2 linear positive resistors are presented first. The algorithm for generating type-S devices is then given without proof.

The theory behind the algorithms presented in Sections 2 and 3 is given in Section 4.

For future reference, a selected catalog of negative-resistance devices generated using the algorithms in Sections 2 and 3 is given in the Appendix, along with their typical v-i characteristics.

## 2. TYPE-N (VOLTAGE-CONTROLLED) DEVICES

### A. Intrinsic Type-N Devices

A type-N device is said to be intrinsic if it contains no resistors. Using the type-N algorithm to be presented below, we have generated the 3 circuits shown in Fig. 3: the circuit in Fig. 3(a) is made of 2 complementary MOSFETs, that in Fig. 3(b) is made of 2 complementary JFETs, and the circuit in Fig. 3(c) is made of an N-channel JFET and a P-channel MOSFET. These are the only intrinsic type-N devices made of 2 transistors.<sup>†</sup>

We have simulated these circuits using typical device parameters. One typical v-i characteristic for each of these circuits is shown in Figs. 3(a), (b), and (c), respectively.

### B. Type-N Devices Requiring One Resistor

Three type-N devices requiring one resistor are shown in Fig. 4. In addition, the circuit requires 2 complementary MOSFETs in Fig. 4(a), 2 complementary JFETs in Fig. 4(b), and a P-channel MOSFET and an n-channel JFET in Fig. 4(c). The v-i characteristic for each circuit corresponding to a typical value of R is shown in Figs. 4(a), (b), and (c), respectively.

### C. Type-N Devices Requiring Two Resistors

Twelve type-N devices requiring two resistors are shown in Figs. 5-8. In addition, the 3 circuits in Fig. 5 contain 2 complementary MOSFETs; the

---

<sup>†</sup>Two transistors are said to be complementary if one is N-channel and the other is P-channel. Actually, for circuits involving MOSFETs, there are a few more circuit variations that can be obtained by connecting the substrate terminal to another terminal of the circuit. However, this distinction is only minor and we prefer to regard all these variations as basically the same circuit.

3 circuits in Fig. 6 contain 2 complementary JFETs; the 3 circuits in Fig. 7 contain a bipolar transistor and a MOSFET or a JFET; the 3 circuits in Fig. 8 contain an N-channel MOSFET and a P-channel JFET.

A typical v-i characteristic is shown below each of these circuits.

#### D. Type-N Algorithm

In general, any type-N device can be systematically generated using the following procedure:

- Step 1. Start with the two-transistor feedback structure shown in Fig. 9, where transistor  $T_1$  or  $T_2$  can assume any one of the device symbols shown in Figs. 10, 11, and 12. Here, the terminal marked with an asterisk (\*) always corresponds to the horizontal terminal in Fig. 9.
- Step 2. Connect a current source via a soldering-iron entry across a pair of nodes in the feedback structure obtained from Step 1. There are only 3 distinct ways of doing this: they are shown in Figs. 13(a), (b), and (c), respectively.
- Step 3. Connect "n" linear positive resistors to any of the 3 circuit configurations obtained from Step 2, where  $n = 0, 1, 2, \dots$ , etc. Here, each resistor may be inserted through any wire via a plier-type entry, or across any pair of nodes via a soldering-iron entry. As will be shown in Section 4, there is no need to connect a resistor either in series, or in parallel, with the current source.

For example, if we pick the circuit configuration in Fig. 13(a) and choose  $n = 1$ , we would generate a maximum of 7 topologically distinct circuits, as shown in Fig. 14.

- Step 4. Each circuit generated from Step 3 is a candidate for a type-N negative-resistance device. However, not all such candidates will exhibit a negative resistance characteristic. In other words, Steps 1-3 are necessary but not sufficient conditions for a 2-transistor circuit to be a type-N negative resistance device. The final step in this algorithm therefore consists of actually simulating the circuit using a computer simulation program, such as SPICE [57] for different driving-point currents  $I_s$ . If no negative resistance characteristic is obtained for all values of resistances and device

parameters<sup>†</sup>, the candidate is rejected.

There are a number of inspection methods which allow one to eliminate a candidate from Step 3 without computer simulation. These methods are described in Section 4.

Using the above algorithm, we have generated hundreds of type-N devices using bipolar, JFET, and MOSFET transistors. A small subset of these circuits are collected in Appendix A along with a typical family of v-i characteristics corresponding to different values of the resistances.

### 3. TYPE-S (CURRENT-CONTROLLED) DEVICES

#### A. Intrinsic Type-S Devices

No intrinsic type-S device made of only 2 transistors (bipolar, JFET, MOSFET or their combination) exists.

#### B. Type-S Devices Requiring One Resistor

The only type-S device made of 2 transistors and one resistor is shown in Fig. 15, along with a typical v-i characteristic.

#### C. Type-S Devices Requiring Two Resistors

Eight type-S devices requiring two resistors are shown in Figs. 16-18. In addition, the 2 circuits in Fig. 16 contain 2 complementary bipolar transistors; the 3 circuits in Fig. 17 contain a bipolar transistor and a MOSFET; the 3 circuits in Fig. 18 contain 2 MOSFETs in (a), a bipolar and a JFET transistor in (b), and a MOSFET and a JFET transistor in (c), respectively.

A typical v-i characteristic is shown below each of these circuits.

#### D. Type-S Algorithm

In general, any type-S device can be systematically generated using the following "dual" procedure:

---

<sup>†</sup>In practice, only a few resistance values and device parameters are usually adequate to eliminate a candidate.

- Step 1. Start with the two-transistor feedback structure shown in Fig. 9, where transistor  $T_1$  or  $T_2$  can assume any one of the device symbols shown in Figs. 10, 11, and 12. Here, the terminal marked with an asterisk (\*) always corresponds to the horizontal terminal in Fig. 9.
- Step 2. Connect a voltage source via a plier-type entry through a terminal in the feedback structure obtained from Step 1. There are only 3 distinct ways of doing this: they are shown in Figs. 19(a), (b), and (c), respectively.
- Step 3. Connect "n" linear positive resistors to any of the 3 circuits obtained from Step 2, where  $n = 0, 1, 2, \dots$ , etc. Here, each resistor may be inserted through any wire via a plier-type entry, or across any pair of nodes via a soldering-iron entry. As will be shown in Section 4, there is no need to connect a resistor either in series, or in parallel, with the voltage source.

For example, if we pick the circuit configuration in Fig. 19(c) and choose  $n = 1$ , we would generate a maximum of 7 topologically distinct circuits, as shown in Fig. 20.

- Step 4. Each circuit generated from Step 3 is a candidate for a type-S negative-resistive device. However, not all such candidates will exhibit a negative resistance characteristic. In other words, Steps 1-3 are necessary but not sufficient conditions for a 2-transistor circuit to be a type-S negative resistance device. The final step in this algorithm therefore consists of actually simulating the circuit using a computer simulation program, such as SPICE [57] for different driving-point voltages  $V_s$ . If no negative resistance characteristic is obtained for all values of resistances and device parameters, the candidate is rejected.

#### 4. THE UNIFIED APPROACH

To derive the two algorithms presented in the previous sections for systematically generating all 2-transistor negative-resistance devices, consider the current-driven one-port  $N_I$  shown in Fig. 21(a) and the voltage-driven one-port  $N_V$  shown in Fig. 22(a).  $N_I$  and  $N_V$  are assumed to contain exactly 2 transistors and "n" linear positive resistors. The 2 transistors may be any combination of bipolar (npn or pnp), JFET (n-channel or p-channel), and MOSFET (n-channel or p-channel) transistors.

Let  $\hat{N}_I$  be a simplified one-port obtained by replacing each resistor inside  $N_I$  by either a short circuit, or by an open circuit. We will refer to the circuit in Fig. 21(b) as the open-circuited one-port  $\hat{N}_I$  associated with  $N_I$  (since the port is open circuited).

Let  $N_V$  be a simplified one-port obtained by replacing each resistor inside  $N_V$  by either a short circuit, or by an open circuit. We will refer to the circuit in Fig. 22(b) as the short-circuited one-port  $\hat{N}_V$  associated with  $N_V$  (since the port is short-circuited).

Note that  $\hat{N}_I$  and  $\hat{N}_V$  contain only 2 transistors and connecting wires. We say that the open-circuited one-port  $\hat{N}_I$  in Fig. 21(b), or the short-circuited one-port  $\hat{N}_V$  in Fig. 22(b), exhibits a feedback structure if, and only if, it can be redrawn into the "cross-coupled" configuration shown in Fig. 9.

Our algorithms in Sections 2 and 3 are based on the following remarkable result due to Nielsen and Willson [58-59]:

Theorem. (Nielsen and Willson)

Let each bipolar transistor be modeled by the Ebers-Moll equation as in [58]. Let each JFET or MOSFET be described by the typical family of v-i characteristics assumed in [59].

1. A necessary condition for the current-driven one-port  $N_I$  in Fig. 21(a) to have multiple solutions is that the open-circuited one-port  $\hat{N}_I$  associated with  $N_I$  exhibits a feedback structure.
2. A necessary condition for the voltage-driven one-port  $N_V$  in Fig. 22(a) to have multiple solutions is that the short-circuited one-port  $\hat{N}_V$  associated with  $N_V$  exhibits a feedback structure.

Corollary 1. In order for a 2-transistor one-port  $N$  to exhibit a type-N (voltage-controlled) negative resistance v-i characteristic, it is necessary that the open-circuited one-port  $\hat{N}_I$  in Fig. 21(b) exhibits a feedback structure.

Proof. By definition, a one-port is type-N if there exists at least one port current  $i = I_s$  such that there correspond more than one port voltage. Hence Corollary 1 follows upon driving the one-port  $N_I$  by a current source and invoking the necessary condition from the above theorem. □

Corollary 2. In order for a 2-transistor one-port N to exhibit a type-S (current-controlled) negative resistance v-i characteristic, it is necessary that the short-circuited one-port  $\hat{N}_Y$  in Fig. 22(b) exhibit a feedback structure.

Proof. Follows by duality.

Remarks.

The open-circuited one-port  $\hat{N}_I$  in Fig. 21(b), or the short-circuited one-port  $\hat{N}_Y$  in Fig. 22(b) cannot exhibit a feedback structure under the following situations:

- (a) Terminal (\*) of  $T_1$  is connected to terminal (\*) of  $T_2$ , where terminal (\*) denotes either the base (for a bipolar transistor) or the gate (for a JFET or MOSFET) of the transistor (see Figs. 10-11).
- (b) A pair of terminals of  $T_1$  (resp.,  $T_2$ ) are short-circuited.
- (c) A terminal of either  $T_1$  or  $T_2$  is open-circuited.
- (d) N contains only one trnasistor.

Corollary 3. In order for N to exhibit a negative resistance, it is necessary that both transistors be operating in the normal active region<sup>†</sup> of the device over the entire dynamic range of the negative resistance.

Proof. If a bipolar, JFET, or MOSFET transistor is not biased in the normal active region, then it can be realistically modeled by a circuit made of linear resistors, batteries and/or current sources, using the techniques described in [60]. Since the resulting circuit in effect contains only one transistor, it cannot have a feedback structure in view of Remark (d).

We are now ready to derive the algorithms in Sections 2 and 3.

A. Type-N Algorithm

Applying Corollary 1, we find there are only 3 distinct configurations for a current-driven 2-transistor circuit without resistors to posses a feedback structure; namely, the configurations in Figs. 13(a), (b), and (c). Since all type-N circuits must reduce to one of these 3 configurations after each resistor is replaced by either a short circuit, or an open circuit, we can systematically generate candidates for type-N negative resistance circuits

---

<sup>†</sup>By normal active region, we mean the region where the device is biased for small-signal amplification.

by connecting "n" resistors to the circuit via all possible combinations of plier-type and soldering-iron entries.

There is no need, however, to connect a resistor either in series, or in parallel with the current source  $I_s$ . Indeed, if  $N'$  is a type-N device, then connecting a linear positive resistor in series as shown in Fig. 23(a) could lead to a multivalued v-i characteristic, which is no longer type-N, as shown in Fig. 23(b). Similarly, connecting a linear positive resistor in parallel as shown in Fig. 23(c) could lead to a monotone-increasing v-i characteristic which is no longer type-N, as shown in Fig. 23(d). In either case, the addition of the linear resistor either in series, or in parallel, will only reduce the chances of obtaining a type-N v-i characteristic.

As we let  $n = 0, 1, 2, \dots$ , we would systematically generate all type-N circuit candidates containing,  $0, 1, 2, \dots$ , resistors.

Since the "feedback structure" is only a necessary condition for the above candidates to be a type-N device, it is essential to simulate the v-i characteristic using a circuit-simulation program with different values of the resistors and device parameters.

The type-N circuits given in Section 2 and in Appendix A are generated using this algorithm.

## B. Type-S Algorithm

Applying Corollary 2, we find there are only 3 distinct configurations for a voltage-driven 2-transistor circuit without resistors to possess a feedback structure; namely, the configurations in Figs. 19(a), (b), and (c). Since all type-S circuits must reduce to one of these 3 configurations after each resistor is replaced by either a short circuit, or an open circuit, we can systematically generate candidates for type-S negative-resistance circuits by connecting "n" resistors to the circuit via all possible configurations of plier-type and soldering-iron entries.

There is no need, however, to connect a resistor either in series, or in parallel with the voltage source  $V_s$ . Indeed, if  $N'$  is a type-S device, then connecting a linear positive resistor in series as shown in Fig. 24(a) could lead to a monotone-increasing v-i characteristic, which is no longer type-S, as shown in Fig. 24(b). Similarly, connecting a linear positive resistor in parallel as shown in Fig. 24(c) could lead to a multivalued v-i characteristic, which is no longer type-S, as shown in Fig. 24(d). In either

case, the addition of the linear resistor either in series, or in parallel, will only reduce the chances of obtaining a type-S v-i characteristic.

As we let  $n = 0, 1, 2, \dots$ , we would systematically generate all type-S circuit candidates containing  $0, 1, 2, \dots$ , resistors.

The type-S circuits given in Section 3 and in Appendix B are generated using this algorithm.

## 5. CONCLUDING REMARKS

We have applied both algorithms in Sections 2 and 3 and generated hundreds of type-N and type-S devices, containing up to 5 linear resistors. For future reference, we have included a small catalog of some selected type-N devices in Tables 1 and 2 of Appendix A. Also included in Appendix A are families of v-i characteristics (parameterized by different resistor values) for the last circuit in each column of Table 1 (Figs. A-1 to A-5) and Table 2 (Figs. A-6-A-7).

A small catalog of some selected type-S devices is given in Tables 3 and 4 of Appendix B. Also included in Appendix B are families of v-i characteristics (parametrized by different resistor values) for the last circuit in each column of Table 3 (Figs. A-8 to A-11) and Table 4 (Figs. A-12 to A-14).

Another catalog of selected type-N and type-S devices using only bipolar transistors and linear resistors is given in [61].

An extensive collection of families of v-i characteristics for each of the circuits listed in Tables 1-4 of Appendix A and Appendix B (except the last circuit in each column) is given in Appendix C and Appendix D.

These families of v-i characteristics are extremely useful because they show the effects of the different resistors on the shape of the characteristics. Depending on the application, one circuit may be preferred over another. In any event, the catalog of circuits given in Appendix A, Appendix B, and in [61-62] should be adequate for most applications.

It is not our objective to evaluate which of the numerous circuit configurations presented in this paper are better. Such an evaluation would depend not only on the IC technology being chosen, but also on the applications in mind. Indeed, some configurations are clearly superior for low-frequency high-power applications. Others are clearly better for high-frequency operations. This is the reason why we included a selected catalog of potentially useful prototype negative-resistance circuit configurations.

## REFERENCES

1. Hull, A.W., "The Dynatron -- A Vacuum Tube Possessing Negative Electric Resistance," Proc., Institute of Radio Engineers, Vol. 6, 1918, pp. 5-35.
2. Turner, L.B., "The Kallirotron: An Aperiodic Negative Resistance Triode Combination," Radio Rev., Vol. 1, 1920, pp. 317-329.
3. Tonks, L., "Space Charge as Cause of Negative Resistance and Its Bearing on Short Wave Generation," Physics Review, Vol. 30, 1927, p. 501.
4. Clarke, G.T., "Application of the Dynatron," Wireless Engineer, Vol. 11, 1934, p. 75.
5. Brunetti, C., "The Clarification of Average Negative Resistance with Extension of Its Use," Proc. Institute of Radio Engineers, Vol. 25, 1937, p. 1593.
6. Kleen, W. and Rothe, H., "A New Negative Resistance," Telefunken Rohre, Vol. 10, 1939, pp. 157-160.
7. Ponte Coro, P., "On the Recent Application of Positive and Negative Resistances," Alta Frequenza, Vol. 6, No. 7, 1937, p. 484.
8. Brunetti, C. and Greenough, L., "Some Characteristics of a Stable Negative Resistance," Proc. Institute of Radio Engineers, Vol. 30, 1942, p. 542.
9. Reichardt, W., "Negative Resistances, Their Behavior and Operation," Elektr. Nachrichtentechnik, Vol. 20, 1943, pp. 76-87.
10. Tombs, D.M., "Negative and Positive Resistance," Wireless Engineer, Vol. 19, 1942, pp. 341-346.
11. Berstein, S., "Negative Resistance Crystal Oscillator," Electronics, Vol. 26, Feb. 1953, pp. 198-200.
12. Hahn, S., "Current-Controlled Negative Resistance in the Transitron Circuit," P.I.T., (Warzawa) No. 11, 1955, p. 228.
13. Reich, H.J., "Circuits for Producing High Negative Conductance," Proc. Institute of Radio Engineers, Feb. 1955, p. 228.
14. Tanasescu, T. and Felea, I., "Some Simple Electronic Circuits with N or S Characteristics," Bul. Stiin. Acad. Rep. Pop. Romaine, Vol. 7, No. 4, 1955.
15. Gross, J., "Tuned Circuits Containing Negative Resistance," J. Appl. Phys., Vol. 27, No. 6, June 1956, pp. 603-607.
16. Bogle, A.G., "Transitron Negative Resistance," Electron. A. Radio Engr., Vol. 34, No. 5, May 1957, pp. 170-174.

17. Mackay, R.S., "Negative Resistance," Amer. J. Phys., Vol. 26, No. 2, Feb. 1958, pp. 60-69.
18. Piglione, L., "Voltage and Current-Controlled Negative Resistance Two-Poles," Alta Frequenza, Vol. 27, No. 2, April 1958, p. 138.
19. Esaki, L., "New Phenomenon in Narrow Germanium p-n junctions," Phys. Rev., Vol. 109, 1958, p. 603.
20. Gunn, J.B., "Microwave Oscillation of Current in III-V Semiconductors," Solid-State Comm., Vol. 1, 1963, p. 88.
21. Kroemer, "Theory of the Gunn Effect," Proc. of IEEE, Vol. 52, 1964, p. 1736.
22. Spany, V., "Negative Resistance of Storage Elements Based on Junction Transistors," Slaboproudny Obzor., Vol. 21, No. 7, 1960, pp. 403-408.
23. Nagata, M., "A Simple Negative Impedance Circuit with no Internal Bias Supplies and Good Linearity," IEEE Trans. on Circuit Theory, Vo. CT-12, 1965, pp. 433-434.
24. Ramanan, K.V. and R.C. Varshney, "New Short-Circuit-Stable Negative Resistance Circuit with no Internal Bias Supplies," Electronics Letters, Vol. 3, No. 5, May 1967, pp. 186-188.
25. Stanley, I.W. and D.J. Ager, "Two-Terminal Negative Dynamic Resistance," Electronic Letters, Vol. 6, No. 1, January 8, 1982, pp. 1-2.
26. Chakrabarty, S., and Choudhury, A.K., "Transistor-Resistor Realizations of Negative-Resistance Circuits Employing Two Ideal Transistors," Int. J. Electronics, Vol. 30, No. 5, 1971, pp. 449-471.
27. Parsons, J.D. and Mendix, F.V.C., "Negative Admittance Circuit with an Approximately Cubic Characteristic," IEEE Trans. on Circuit Theory, January 1972, pp. 105-106.
28. Stanley, I.W. and Ager, D.J., "Two-Terminal Current-Fed Negative Admittance Incorporating Field-Effect Transistors," Int. J. Electronics, Vol. 35, No. 3, 1973, pp. 401-412.
29. Rockstad, H.K. and Shaw, M.P., "Electrical Stability of Bulk 'S-Shaped' Negative Differential Conductivity Media," IEEE Trans. on Electron Devices, June 1973, pp. 593-595.
30. Shaw, M.P., Grubin, H.L., and Gastman, I.J., "Analysis of an Inhomogeneous Bulk S-Shaped Negative Differential Conductivity Element in A Circuit Containing Reactive Elements," IEEE Trans. on Electron Devices, February 1973, pp. 169-177.

31. Grubin, H.L., Shaw, M.P., and Solomon, P.R., "On the Form and Stability of Electric Field Profiles within a Negative Differential Mobility Semiconductor," IEEE Trans. on Electron Devices, January 1973, pp. 63-78.
32. Sharma, S.M., "Current-Controlled (S-Type) Negative Resistance Circuit," Int. J. Electronics, Vol. 37, No. 2, 1974, pp. 209-218.
33. Takahashi, H., and Yasuo, K., "An Optronic Negative Resistance Circuit," IEEE J. Solid State Circuits, April 1974, pp. 79-81.
34. Thomas, R.E., Chin, W., and Haythornthwaite, R.F., "Design Considerations for Surface-Controlled Negative-Impedance Transistors (NEGIT)," Proc. of the IEEE Int. Electron Devices Meeting, 1974, pp. 152-155.
35. Caruso, A., Spirito, P., and Vitale, G., "Negative Resistance Induced by Avalanche Injection in Bulk Semiconductors," IEEE Trans. on Electron Devices, September 1974, pp. 578-586.
36. Mimura, T., "Voltage-Controlled DNR in Unijunction Transistor Structure," IEEE Trans. on Electron Devices, September 1974, pp. 604-605.
37. Kano, G., and Iwasa, H., "A New  $\Lambda$ -Type Negative Resistance Device of Integrated Complementary FET Structure," IEEE Trans. on Electron Devices, July 1974, pp. 448-449.
38. Spirito, P., and Vitale, G., "Transit-Time-Negative Resistance in Bulk Si Structures Subject to Avalanche Injection," IEEE Trans. on Electron Devices, December 1975, pp. 1087-1091.
39. Takagi, H., and Kano, G., "Complementary JFET Negative Resistance Devices," IEEE J. Solid State Circuits, December 1975, pp. 509-515.
40. Mohan, P.V., Udupa, A.H., Gopal, A.V., Sundaram, K.K., and Chandrashekaran, K., "Negative Resistance in Multiemitter Transistors," Proc. of the IEEE, November 1975, pp. 1612-1613.
41. Grubin, H.L. and Kaul, R., "The Influence of Boundary Conditions and the Bias on Amplification from Negative Differential Mobility Elements," IEEE Trans. on Electron Devices, May 1975, pp. 240-247.
42. Baliga, B.J., "GAMBIT, Gate-Modulated Bipolar Transistors," Solid State Electronics, Vol. 18, 1975, pp. 937-941.
43. Mizuno, M., Kano, G., Takagi, H., and Teramoto, I., "Theory of Negative Resistance of Junction Field Effect Transistors," IEEE J. Solid State Circuits, Vol. SC-11, No. 2, April 1976, pp. 313-317.
44. Porter, J.A., "JFET Transistor Yields Device with Negative Resistance," IEEE Trans. on Electron Devices, Vol. ED-23, September 1976, pp. 1098-1099.

45. Ashok, S., "An Accurate Voltage-Controlled Negative Resistance Circuit," IEEE J. on Solid State Circuits, June 1977, pp. 311-313.
46. Thomas, R.E., Haythornthwaite, R.G., and Chin, W.A., "The NEGIT: A Surface-Controlled Negative Impedance Transistor," IEEE Trans. on Electron Devices, August 1977, pp. 1070-1076.
47. Ipri, A.C., "Lambda Diodes Utilizing an Enhancement Depletion CMOS/SOS process," IEEE Trans. on Electron Devices, June 1977, pp. 751-756.
48. Charchafchi, S.H., Al-Wakeel, S.S., and Abdul Rahman, A.A.N., "A Voltage-Controlled Negative Resistance Device," Electronic Engineering, September 1977, pp. 99-100.
49. Aharoni, H., "A Negative Differential Resistance in the Input Characteristics of B.J.T.'s Connected in C.B. Configuration and Operated in the Avalanche Multiplication Modes," Proc. of the Convention of Electrical and Electronics Engineers in Israel, 1977, pp. 118-125.
50. Wu, C-Y, and Lai, K-N, "Integrated A-Type Differential Negative Resistance MOSFET Device," IEEE J. on Solid State Circuits, Vol. 14, No. 6, December 1979, pp. 1094-1101.
51. Rosenthal, L.A., "Inductively Tuned Astable Multivibrator," IEEE Trans. on Circuits and Systems, Vol. CAS-27, No. 10, October 1980, pp. 963-964.
52. Norton, D.E., and Hayes, R.E., "Static Negative Resistance in Calculated MESFET Drain Characteristics," IEEE Trans. on Electron Devices, March 1980, pp. 570-572.
53. Wu, C-Y, and Wu, C-Y, "An Analysis of the Fabrication Technology of the Lambda Bipolar Transistor," IEEE Trans. on Electron Devices, February 1980, pp. 414-419.
54. Wu, C-Y, Wu, C-Y, and Sheng, H-D, "A New Photo-Sensitive Bipolar Photo Transistor," IEEE Electron Device Letters, May 1980, pp. 81-82.
55. Wieder, A.W., Werner, C., and Tihanyi, J., "2-D Analysis of the Negative Resistance Region of Vertical Power MOS Transistors," Proc. of the IEEE Int. Electron Devices Meeting, 1980, pp. 95-99.
56. Muller, R.S., and Kamins, T.I., Device Electronics for Integrated Circuits, John Wiley and Sons, New York, 1977.
57. Vladimirescu, A., Zhang, K., Newton, A.R., Pederson, D.O., and Sangiovanni-Vincentelli, A., "SPICE Version 2G User's Guide," Electronics Research Laboratory, University of California, Berkeley, August 10, 1981.

58. Nielsen, R.U. and Willson, A.N., Jr., "A Fundamental Result Concerning the Topology of Transistor Circuits with Multiple Equilibria," Proc. of IEEE, Vol. 68, No. 2, February 1980, pp. 196-208.
59. Willson, Jr., A.N., "On the Topology of FET Circuits and the Uniqueness of their Operating Points," IEEE Trans. on Circuits and Systems, Vol. CAS-27, November 1980, pp. 1045-1051.
60. Chua, L.O., and Lin, P.M., Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques, Prentice-Hall, 1975.
61. Chua, L.O., Yu, J.B., and Yu, Y.Y., "Negative Resistance Devices," Electronics Research Laboratory, University of California, Berkeley, ERL Memo UCB/ERL M82-43, April 28, 1982.

## FIGURE CAPTIONS

- Fig. 1. (a) A type-N device characterized by a non-monotonic voltage-controlled v-i curve with one maximum and one minimum.  
 (b) A type-S device characterized by a non-monotonic current-controlled v-i curve with one maximum and one minimum.
- Fig. 2. Transistor symbols: (a) npn transistor; (b) pnp transistor; (c) N-channel JFET (d) P-channel JFET; (e) N-channel MOSFET; and (f) P-channel MOSFET.
- Fig. 3. (a) Type-N device made of 2 complementary MOSFETs ( $V_{t0_1} = -6V$ ,  $V_{t0_2} = +6V$ ).  
 (b) Type-N device made of 2 complementary JFETs (simulated by SPICE 2G with default values).  
 (c) Type-N device made of an N-channel JFET and a P-channel MOSFET ( $V_{t0_1} = -2V$ ,  $V_{t0_2} = +4V$ ).
- Fig. 4. (a) Type-N device made of 2 complementary MOSFETs and 1 resistor ( $R = 50 \text{ k}\Omega$ ,  $V_{t0_1} = -6V$ ,  $V_{t0_2} = +6V$ ).  
 (b) Type-N device made of 2 complementary JFETs and 1 resistor ( $R = 100 \text{ k}\Omega$ , JFETs simulated by SPICE 2G with default values).  
 (c) Type-N device made of a P-channel JFET and an N-channel MOSFET and 1 resistor ( $R = 50 \text{ k}\Omega$ ,  $V_{t0_1} = -6V$ , JFET simulated by SPICE 2G with default values).
- Fig. 5. Type-N devices made of 2 complementary MOSFETs and 2 resistors:  
 (a)  $R_1 = 200 \text{ k}\Omega$ ,  $R_2 = 200 \text{ k}\Omega$ ,  $V_{t0_1} = -6V$ ,  $V_{t0_2} = +6V$   
 (b)  $R_1 = 300 \text{ k}\Omega$ ,  $R_2 = 75 \text{ k}\Omega$ ,  $V_{t0_1} = -4V$ ,  $V_{t0_2} = +4V$   
 (c)  $R_1 = 1 \text{ k}\Omega$ ,  $R_2 = 5 \text{ k}\Omega$ ,  $V_{t0_1} = -4V$ ,  $V_{t0_2} = +4V$
- Fig. 6. Type-N devices made of 2 complementary JFETs and 2 resistors:  
 (a)  $R_1 = 100 \text{ k}\Omega$ ,  $R_2 = 100 \text{ k}\Omega$ ; (b)  $R_1 = 1 \text{ k}\Omega$ ,  $R_2 = 20 \text{ k}\Omega$ ; (c)  $R_1 = 1 \text{ k}\Omega$ ,  $R_2 = 100 \text{ k}\Omega$ .  
 (JFETs simulated by SPICE 2G with default values).
- Fig. 7. (a) Type-N device made of an npn transistors, a P-channel MOSFET, and 2 resistors:  $R_1 = 100 \text{ k}\Omega$ ,  $R_2 = 200 \text{ k}\Omega$ ,  $V_{t0_2} = +2V$ .

- (b) Type-N device made of an npn transistor, a P-channel JFET, and 2 resistors:  $R_1 = 25 \text{ k}\Omega$ ,  $R_2 = 100 \text{ k}\Omega$ , (JFET simulated by SPICE 2G with default values).
- (c) Type-N device made of a pnp transistor, an N-channel JFET, and 2 resistors:  $R_1 = 150 \text{ k}\Omega$ ,  $R_2 = 6 \text{ k}\Omega$ ,  $V_{t0_1} = -2V$ .

Fig. 8. Type-N devices made of an N-channel MOSFET, a P-channel JFET and 2 resistors:

- (a)  $R_1 = 200 \text{ k}\Omega$ ,  $R_2 = 200 \text{ k}\Omega$ ,  $V_{t0_2} = +6V$
  - (b)  $R_1 = 300 \text{ k}\Omega$ ,  $R_2 = 50 \text{ k}\Omega$ ,  $V_{t0_1} = -4V$
  - (c)  $R_1 = 10 \text{ k}\Omega$ ,  $R_2 = 5 \text{ k}\Omega$ ,  $V_{t0_1} = -4V$
- (JFETs simulated by SPICE 2G with default values).

Fig. 9. Two-transistor "cross-coupled" feedback structure.

Fig. 10. npn or pnp transistor replacement for  $T_1$  or  $T_2$  in Fig. 9. The "base" in this case is the starred terminal.

Fig. 11. N-Channel or P-channel replacement for  $T_1$  or  $T_2$  in Fig. 9. The "gate" in this case is the starred terminal.

Fig. 12. N-channel or P-channel replacement for  $T_1$  or  $T_2$  in Fig. 10. The "gate" in this case is the starred terminal.

Fig. 13. Three distinct ways of driving the feedback structure in Fig. 9 with a current source  $I_s$  via a soldering-iron entry.

Fig. 14. Seven distinct ways of connecting one resistor to the circuit in Fig. 13(a) by either a plier-type or a soldering-iron entry.

Fig. 15. Type-S device made of 2 complementary bipolar transistors and 1 resistor ( $R = 5 \text{ k}\Omega$ ).

Fig. 16. Type-S devices made of 2 complementary bipolar transistors and 2 resistors:

- (a)  $R_1 = 500 \Omega$ ,  $R_2 = 10 \text{ k}\Omega$  ; (b)  $R_1 = 400 \Omega$ ,  $R_2 = 2\text{k}\Omega$ .

Fig. 17. (a) Type-S device made of an npn transistor, an N-channel MOSFET and 2 resistors ( $R_1 = 600 \text{ k}\Omega$ ,  $R_2 = 10 \text{ k}\Omega$ ,  $V_{t0_1} = -5V$ ).

- (b) Type-S device made of a pnp transistor, a P-channel MOSFET and 2 resistors ( $R_1 = 3.4 \text{ k}\Omega$ ,  $R_2 = 300 \text{ k}\Omega$ ,  $V_{t0_2} = -4V$ ).

(c) Type-S device made of an npn transistor, a P-channel MOSFET and 2 resistors ( $R_1 = 100 \text{ k}\Omega$ ,  $R_2 = 500 \text{ k}\Omega$ ,  $V_{t0_1} = -1V$ ).

Fig. 18. (a) Type-S device made of 2 complementary MOSFETs and 2 resistors ( $R_1 = 200 \text{ k}\Omega$ ,  $R_2 = 5 \text{ k}\Omega$ ,  $V_{t0_1} = -5V$ ,  $V_{t0_2} = +1V$ ).

(b) Type-S device made of an npn transistor, an N-channel JFET and 2 resistors ( $R_1 = 50 \text{ k}\Omega$ ,  $R_2 = 2\text{k}\Omega$ ,  $V_{t0_1} = -5V$ ).

(c) Type-S device made of an N-channel MOSFET, an N-channel JFET and 2 resistors ( $R_1 = 100 \text{ k}\Omega$ ,  $R_2 = 10 \text{ k}\Omega$ ,  $V_{t0_1} = -5V$ ,  $V_{t0_2} = +1V$ ).

Fig. 19. Three distinct ways of driving the feedback structure in Fig. 9 with a voltage source  $V_s$  via a plier-type entry.

Fig. 20. Seven distinct ways of connecting one resistor to the circuit in Fig. 19(c) by either a plier-type, or a soldering-iron entry.

Fig. 21. (a) Current-driven one-port  $N_I$  containing 2 transistors and linear positive resistors.

(b) Simplified one-port  $\hat{N}_I$  obtained by open-circuiting the current source, and by replacing each resistor by either a short-circuit, or an open circuit.

Fig. 22. (a) Voltage-driven one-port  $N_V$  containing 2 transistors and linear positive resistors.

(b) Simplified one-port  $\hat{N}_V$  obtained by short-circuiting the voltage source, and by replacing each resistor by either a short-circuit, or an open-circuit.

Fig. 23. (a) Connecting a resistor in series with  $N'$ .

(b) v-i characteristics of  $N$  and  $N'$  for (a).

(c) Connecting a resistor in parallel with  $N'$ .

(d) v-i characteristics fo  $N$  and  $N'$  for (b).

Fig. 24. (a) Connecting a resistor in series with  $N'$ .

(b) v-i characteristics of  $N$  and  $N'$  for (a).

(c) Connecting a resistor in parallel with  $N'$ .

(d) v-i characteristics of  $N$  and  $N'$  for (b).

Fig. A-1. v-i characteristics of the last circuit (column 1) in the MOSFET family in Table 1:  $V_{t0_1} = -4V$ ,  $V_{t0_2} = +4V$   
vertical scale: 0.01 mA per division  
horizontal scale: 3V per division

Fig. A-2. v-i characteristics of the last circuit in the JFET family (column 2) in Table 1: JFETs simulated by SPICE 2G with default values

vertical scale: 0.01 mA per division  
horizontal scale: 3V per division

Fig. A-3. v-i characteristics of the last circuit in the bipolar transistor MOSFET family in Table 1:  $V_{t01} = -4V$   
vertical scale: 0.015 mA per division  
horizontal scale: 1.5V per division

Fig. A-4. v-i characteristics of the last circuit in the bipolar transistor -JFET family in Table 1: JFET simulated by SPICE 2G with default values  
vertical scale: 0.01 mA per division  
horizontal scale: 1V per division

Fig. A-5. v-i characteristics of the last circuit in the JFET-MOSFET family in Table 1:  $V_{t0_1} = -4V$ , JFET simulated by SPICE 2G with default values  
vertical scale: 0.015 mA per division  
horizontal scale: 3V per division

Fig. A-6. v-i characteristics of the last circuit in the MOSFET family in Table 2:  $V_{t0_1} = V_{t0_2} = +2V$   
vertical scale: 0.08 mA per division  
horizontal scale: 3V per division

Fig. A-7. v-i characteristics of the last circuit in the bipolar transistor MOSFET family in Table 2:  $V_{t0_2} = +2V$   
vertical scale: 0.2 mA per division  
horizontal scale: 2V per division

Fig. A-8. v-i characteristics of the last circuit in the MOSFET family in  
Table 3:  $V_{t0_1} = -5V$ ,  $V_{t0_2} = +1V$

vertical scale: 0.1 mA per division  
horizontal scale: 6V per division

Fig. A-9. v-i characteristics of the last circuit in the bipolar transistor-MOSFET family in Table 3:  $V_{t0_1} = -5V$

vertical scale: 0.05 mA per division  
horizontal scale: 4V per division

Fig. A-10. v-i characteristics of the last circuit in the bipolar transistor-JFET family in Table 3:  $V_{t0_1} = -5V$

vertical scale: 0.3 mA per division  
horizontal scale: 3V per division

Fig. A-11. v-i characteristics of the last circuit in the JFET-MOSFET family in Table 3:  $V_{t0_1} = -5V$ ,  $V_{t0_2} = +1V$

vertical scale: 0.1 mA per division  
horizontal scale: 6V per division

Fig. A-12. v-i characteristics of the last circuit in the MOSFET family in  
Table 4:  $V_{t0_1} = -1V$ ,  $V_{t0_2} = +1V$

vertical scale: 3  $\mu$ A per division  
horizontal scale: 1V per division

Fig. A-13. v-i characteristics of the last circuit in the bipolar transistor-MOSFET family in Table 4:  $V_{t0_1} = -1V$

vertical scale: 3  $\mu$ A per division  
horizontal scale: 1V per division

Fig. A-14. v-i characteristics of the circuits in the bipolar transistor-JFET family in Table 4: JFET simulated by SPCIE 2G with default values  
(a) first circuit:

vertical scale: 0.4 mA per division  
horizontal scale: 1V per division

(b) second circuit:

vertical scale: 0.48 mA per division  
horizontal scale: 2V per division

(c) last circuit:

vertical scale: 0.48 mA per division  
horizontal scale: 4V per division




Fig. 1




Fig. 2




Fig. 3









Fig. 4









Fig. 5




Fig. 6




Fig. 7







Fig. 8




**Fig. 9**



**Fig. 10**




**(a)**




**(b)**

**Fig. 11**



**(a)**



**(b)**

**Fig. 12**




Fig. 13





Fig. 14











Fig. 15



(a)



(b)

Fig. 16









Fig. 17









Fig. 18




Fig. 19




Fig. 20





Fig. 21








Fig. 22




(a)



(c)




(b)




(d)


Fig. 23




(a)



(c)



(b)



(d)





















Fig. 24

# APPENDIX A. SELECTED CATALOG OF TYPE-N DEVICES







Table I

Voltage-Controlled NDR Devices (Complementary Case)				
MOSFET Family	JFET Family	Bipolar Transistor-MOSFET Family	Bipolar Transistor-JFET Family	JFET-MOSFET Family

**Table I (continuation)**













MOSFET Family	JFET Family	Bipolar Transistor-MOSFET Family	Bipolar Transistor-JFET Family	JFET-MOSFET Family
				
				
				
				

**Table 2****Voltage-Controlled NDR Devices (Pure Configuration)**

MOSFET Family	Bipolar Transistor-MOSFET Family
	
	
	










# APPENDIX B. SELECTED CATALOG OF TYPE-S DEVICES

Table 3

Current-Controlled NDR Devices (Pure Configuration)			
MOSFET Family	Bipolar Transistor - MOSFET Family	Bipolar Transistor - JFET Family	JFET-MOSFET Family
			
			
			

**Table 4**

**Current-Controlled NDR Devices (Complementary Case)**

MOSFET Family	Bipolar Transistor-MOSFET Family	Bipolar Transistor-JFET Family
		
		
		











Fig. A-1


Fig. A-2




(a)




(a)




(b)



(b)



(c)



(c)

Fig. A-3




Fig. A-4






Fig. A-5







Fig. A-6







Fig. A-7











Fig. A-8


Fig. A-9




(a)  $V$  (volts)




(a)  $V$  (volts)



(b)  $V$  (volts)




(b)  $V$  (volts)



(c)  $V$  (volts)

Fig. A-10



(c)  $V$  (volts)

Fig. A-11











Fig. A-12

Fig. A-13

$$R_2 = 200k \quad R_3 = 500k \quad R_4 = 20k$$



$$R_2 = 10k \quad R_3 = 1k \quad R_4 = 10k$$



$$R_2 = 20k \quad R_3 = 500k \quad R_4 = 10k$$




Fig. A-14

Appendix C: Family of V-I Characteristics for Type-N Devices Cataloged  
in Table 1 and Table 2 (Figures A-15 to A-60)

Legend:

vto denotes "threshold voltage" of FET  
KP denotes "transconductance parameter" of FET  
Area denotes the "area factor" of JFET

Remarks:

1. All MOSFETs in Figs. A-15 to A-22 are "depletion mode" devices.
2. All JFETs in Figs. A-23 to A-29 are simulated by SPICE 2G with default value.
3. All MOSFETs in Figs. A-30 to A-36 have vto = 4V unless otherwise specified.
4. All JFETs in Figs. A-37 to A-51 are simulated by SPICE 2G with default values. All vto in these circuits denote the "threshold voltage" of the MOSFETs.






Fig. A-15





Fig. A-16





Fig. A-17





Fig. A-18





Fig. A-19









Fig. A-20



$R_2 = 75\text{k}$   $R_3 = 1\text{k}$   $v_{to} = 4\text{v}$



$R_1 = 300\text{k}$   $R_3 = 1\text{k}$   $v_{to} = 4\text{v}$



$R_1 = 300\text{k}$   $R_2 = 75$   $v_{to} = 4\text{v}$







Fig. A-21



$R_2 = 100k \quad R_3 = 10k \quad v_{to} = 4v$



$R_1 = 100k \quad R_3 = 10k \quad v_{to} = 4v$



$R_1 = 100k \quad R_2 = 75k \quad v_{to} = 4v$




Fig. A-22





Fig. A-23







Fig. A-24



$R_2 = 100k \ v_{to} = 4v$



$R_1 = 100k \ v_{to} = 4k$






Fig. A-25



$R_2 \approx 100k$   $v_{to} = 2v$



$R_1 = 1k$   $v_{to} = 2v$






Fig. A-26



$R_2 = 100k$



$R_1 = 1k$







Fig. A-27



$R_2 = 75\text{k}$   $R_3 = 500\text{k}$



$R_1 = 300\text{k}$   $R_3 = 500\text{k}$



$R_1 = 300\text{k}$   $R_2 = 75\text{k}$







Fig. A-28



$R_2 = 100k \quad R_3 = 10k$



$R_1 = 100k \quad R_3 = 10k$



$R_1 = 100k \quad R_2 = 75k$




Fig. A-29









Fig. A-30



$R_1 = 100k \quad R_3 = 200k$



$R_2 = 200k \quad R_3 = 200k$



$R_1 = 100k \quad R_2 = 200k$







Fig. A-31



$R_2 = 100k \quad R_3 = 5k \quad v_{to} = 6v$



$R_1 = 100k \quad R_3 = 5k \quad v_{to} = 6v$



$R_1 = 100k \quad R_2 = 100k \quad v_{to} = 6v$







Fig. A-32



$R_1 = 1k \quad R_3 = 400k$



$R_2 = 200k \quad R_3 = 400k$



$R_1 = 1k \quad R_2 = 200k$






Fig. A-33



$R_2 = 6k \ v_{to} = -2v$



$R_1 = 15k \ v_{to} = -2v$







Fig. A-34



$R_1 = 150\text{k}$   $R_3 = 200\text{k}$



$R_2 = 50\text{k}$   $R_3 = 200\text{k}$   $v_{to} = -4\text{v}$



$R_1 = 150\text{k}$   $R_2 = 50\text{k}$   $v_{to} = -4\text{v}$







Fig. A-35



$R_2 = 50k \quad R_3 = 5k \quad v_{to} = -4v$



$R_1 = 150k \quad R_3 = 5k$



$R_1 = 150k \quad R_2 = 50k \quad v_{to} = -4v$




Fig. A-36









Fig. A-37



$R_2 = 200k \quad R_3 = 200k$



$R_1 = 100k \quad R_3 = 200k$



$R_1 = 100k \quad R_2 = 200k$







Fig. A-38



$R_2 = 100k \quad R_3 = 1k$



$R_1 = 50k \quad R_3 = 1k$



$R_1 = 50k \quad R_2 = 100k$







Fig. A-39



$R_2 = 200\text{k}$   $R_3 = 400\text{k}$



$R_1 = 1\text{k}$   $R_2 = 400\text{k}$



$R_1 = 1\text{k}$   $R_2 = 200\text{k}$




Fig. A-40









Fig. A-41



$R_2 = 50\text{k}$   $R_3 = 200\text{k}$



$R_1 = 150\text{k}$   $R_3 = 200\text{k}$



$R_1 = 150\text{k}$   $R_2 = 50\text{k}$




Fig. A-42







Fig. A-43





Fig. A-44






Fig. A-45







Fig. A-46







Fig. A-47







Fig. A-48



$R_2 = 75k \text{ vto} \approx -4v$



$R_1 = 300k \text{ vto} = -4v$




Fig. A-49









Fig. A-50




$R_2 = 200k \quad R_3 = 300k \quad v_{tol} = v_{to2} = 2v$




$R_1 = 400k \quad R_3 = 300k \quad v_{tol} = v_{to2} = 2v$



$R_1 = 400k \quad R_2 = 200k \quad v_{tol} = v_{to2} = 2v$



$R_1 = 600k \quad R_2 = 100k \quad R_3 = 300k$



$R_1 = 500k \quad R_2 = 50k \quad R_3 = 180k$







Fig. A-51




$R_2 = 100\text{k}$   $R_3 = 200\text{k}$   $R_4 = 1\text{k}$   $v_{tol} = v_{to2} = 2\text{v}$



$R_1 = 300\text{k}$   $R_3 = 200\text{k}$   $R_4 = 1\text{k}$   $v_{tol} = v_{to2} = 2\text{v}$



$R_1 = 300\text{k}$   $R_2 = 100\text{k}$   $R_4 = 1\text{k}$   $v_{tol} = v_{to2} = 2\text{v}$



$R_1 = 300\text{k}$   $R_2 = 100\text{k}$   $R_3 = 200\text{k}$   $v_{tol} = v_{to2} = 2\text{v}$







Fig. A-52




$R_2 = 200k \quad R_3 = 300k \quad R_4 = 100k \quad v_{tol} = v_{to2} = 2v$



$R_1 = 400k \quad R_3 = 300k \quad R_4 = 100k \quad v_{tol} = v_{to2} = 2v$



$R_1 = 400k \quad R_2 = 200k \quad R_4 = 100k \quad v_{tol} = v_{to2} = 2v$



$R_1 = 400k \quad R_2 = 200k \quad R_3 = 300k \quad v_{tol} = v_{to2} = 2v$







Fig. A-53




$R_2 = 50k$   $R_3 = 160k$   $R_4 = 1.5\text{meg}$   $v_{to} = -1v$



$R_1 = 500k$   $R_2 = 50k$   $R_4 = 1.5\text{meg}$   $v_{to} = -1v$



$R_1 = 500k$   $R_3 = 160k$   $R_4 = 1.5\text{meg}$   $v_{to} = -1v$



$R_1 = 500k$   $R_2 = 50k$   $R_3 = 160k$   $v_{to} = -1v$







Fig. A-54




$R_2 = 50k \quad R_3 = 160k \quad R_4 = 2\text{meg} \quad v_{to} = -1v$



$R_1 = 500k \quad R_3 = 160k \quad R_4 = 2\text{meg} \quad v_{to} = -1v$



$R_1 = 500k \quad R_2 = 50k \quad R_4 = 2\text{meg} \quad v_{to} = -1v$



$R_1 = 500k \quad R_2 = 50k \quad R_3 = 160k \quad v_{to} = -1v$







Fig. A-55



$R_1 = 100k \quad R_3 = 500k \quad v_{to} = 2v$



$R_2 = 50k \quad R_3 = 500k \quad v_{to} = 2v$



$R_1 = 100k \quad R_2 = 50k \quad v_{to} = 2v$







Fig. A-56




$R_2 = 100k \quad R_3 = 300k \quad R_4 = 1k \quad v_{tom} = 2v$



$R_1 = 200k \quad R_3 = 300k \quad R_4 = 1k \quad v_{tom} = 2v$



$R_1 = 200k \quad R_2 = 100k \quad R_4 = 1k \quad v_{tom} = -2v$



$R_1 = 200k \quad R_2 = 100k \quad R_3 = 300k \quad v_{tom} = 2v$







Fig. A-57




$R_2 = 50\text{k}$   $R_3 = 500\text{k}$   $R_4 = 100\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 100\text{k}$   $R_3 = 500\text{k}$   $R_4 = 100\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 100\text{k}$   $R_2 = 50\text{k}$   $R_4 = 100\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 100\text{k}$   $R_2 = 50\text{k}$   $R_3 = 500\text{k}$   $v_{to} = 2\text{v}$







Fig. A-58



$R_2 = 3\text{k}$   $R_3 = 50\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 60\text{k}$   $R_3 = 50\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 60\text{k}$   $R_2 = 3\text{k}$   $v_{to} = 2\text{v}$







Fig. A-59




$R_2 = 3\text{k}$   $R_3 = 50\text{k}$   $R_4 = 500\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 80\text{k}$   $R_3 = 50\text{k}$   $R_4 = 500\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 80\text{k}$   $R_2 = 3\text{k}$   $R_4 = 500\text{k}$   $v_{to} = 2\text{v}$



$R_1 = 80\text{k}$   $R_2 = 3\text{k}$   $R_3 = 50\text{k}$   $v_{to} = 2\text{v}$




Fig. A-60

**Appendix D: Family of V-I Characteristics for Type-S Devices Cataloged  
in Table 3 and Table 4 (Figures A-61 to A-72).**









Fig. A-61



$$R_2 = 10k \quad R_3 = 500k \quad v_{tol} = -5 \quad v_{to2} = 1v$$



$$R_1 = 200k \quad R_3 = 500k \quad v_{tol} = -5 \quad v_{to2} = 1v$$



$$R_1 = 200k \quad R_2 = 10k \quad v_{tol} = -5v \quad v_{to2} = 1v$$




Fig. A-62










Fig. A-63



$R_2 = 2k \quad R_3 = 10k \quad v_{toj} = -5$



$R_1 = 25k \quad R_3 = 10k \quad v_{toj} = -5v$



$R_1 = 25k \quad R_2 = 2k \quad v_{toj} = -5v$







Fig. A-64



$R_2 = 10k \ v_{tom} = -5v$



$R_1 = 400k \ R_2 = 10k \ v_{tom} = -5v$



$R_1 = 400k \ v_{tom} = -5v$







Fig. A-65



$R_1 = 400k \quad R_3 = 50k \quad v_{t0m} = -5v$



$R_2 = 10k \quad R_3 = 100k \quad v_{t0m} = -5v$



$R_1 = 400k \quad R_2 = 10k \quad v_{t0m} = -5v$







Fig. A-66



$$R_2 = 10k \quad v_{toj} = -5v \quad v_{tom} = 1v$$



$$R_1 = 100k \quad R_2 = 10k \quad v_{toj} = -5v$$



$$R_1 = 100k \quad v_{toj} = -5v \quad v_{tom} = 1v$$







Fig. A-67



$R_2 = 10k \quad R_3 = 100k \quad v_{toj} = -5v \quad v_{tom} = 1v$



$R_1 = 100k \quad R_3 = 100k \quad v_{toj} = -5v \quad v_{tom} = 1v$



$R_1 = 100k \quad R_3 = 100k \quad v_{toj} = -5v \quad v_{tom} = 1v$







Fig. A-68



$R_1 = 100k \quad R_3 = 1meg \quad v_{tol} = 1v \quad v_{to2} = 1v$



$R_1 = 1meg \quad R_3 = 3meg \quad v_{tol} = 1v \quad v_{to2} = 1v$



$R_1 = 100k \quad R_2 = 1meg \quad v_{tol} = 1v \quad v_{to2} = 1v$







Fig. A-69



$R_2 = 500k \quad R_3 = 500k \quad v_{to1} = -1v \quad v_{to2} = 1v$



$R_1 = 150k \quad R_3 = 500k \quad v_{to1} = -1v \quad v_{to2} = 1v$



$R_1 = 150k \quad R_2 = 500k \quad v_{to1} = -1v \quad v_{to2} = 1v$




Fig. A-70








Fig. A-71



$R_2 = 200k \text{ vtol} = -1v$



$R_1 = 100k \text{ vtol} = -1v$




Fig. A-72