

Copyright © 1985, by the author(s).  
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

TRIGGER SYSTEM FOR MULTIPLE MIRROR EXPERIMENT

by

B. T. Archer, R. T. Hamilton, and H. Meuth

Memorandum No. UCB/ERL M85/80

4 October 1985

(COVER  
PAGE)

TRIGGER SYSTEM FOR MULTIPLE MIRROR EXPERIMENT

by

B. T. Archer, R. T. Hamilton, and H. Meuth

Memorandum No. UCB/ERL M85/80

4 October 1985

Circle  
Title  
page

ELECTRONICS RESEARCH LABORATORY

College of Engineering  
University of California, Berkeley  
94720

# TRIGGER SYSTEM FOR MULTIPLE MIRROR EXPERIMENT

B. T. Archer, R. T. Hamilton, and H. Meuth

## Contents

<b>I. Overview</b>	<b>1</b>
<b>II. Trigger Generator</b>	<b>2</b>
<b>III. Time delay interface board</b>	<b>3</b>
<b>IV. Time Delays</b>	<b>3</b>
IV.1 Board construction . . . . .	4
IV.2 Circuit operation . . . . .	5
IV.3 Time delay reliability . . . . .	8
IV.4 Time delay programming . . . . .	9
<b>V. Optical Couplers</b>	<b>10</b>
<b>A Schematics for trigger circuitry.</b>	<b>14</b>
<b>B Listing of TD.C, the time delay controller code.</b>	<b>18</b>
<b>C Listing of TDCHECK.C, the time delay checking code.</b>	<b>22</b>

## I. Overview

The trigger system for the Berkeley Ten Meter Multiple Mirror Experiment (MMX) is illustrated in Fig. 1. The Main Timing Unit is located in the MMX screen room. This unit contains a trigger generator circuit, 32 computer-programmable time delay circuits, and 32 optical couplers which link to the MMX control panel. On the MMX control panel reside 32 receivers for the optical coupler circuits which convert light pulses into 120V pulses to trigger the ignitron firing trigger generators.

time delay checking code.

## II. Trigger Generator

The trigger generator (Fig. 4) provides trigger inputs to the time delays. When the trigger source is set to automatic, the rate switch permits selection either 1 or 10 triggers per second. When the trigger source is set to manual, a trigger is produced either by the pushbutton switch mounted on the panel, a pushbutton switch connected to the UHF jack on the time delay panel, or by the charging timer for the MMX capacitor banks. The charging timer is the trigger source used during normal operation of the machine; other sources are for equipment testing and debugging purposes. A 10  $\mu$ sec TTL pulse is produced by the one-shot trigger circuit, and is buffered through a hex buffer to trigger all 32 time delays simultaneously. A JEMO output is




Figure 1: Trigger system block diagram

Appendix A contains circuit diagrams for these components. Appendix B gives the source code listing for TD.C, the time delay programming code. Appendix C gives the source code listing for TDCHECK.C, the automated time delay checking code.

## II. Trigger Generator

The trigger generator (Fig. 4) provides trigger inputs to the time delays. When the trigger source is set to automatic, the rate switch permits selection either 1 or 10 triggers per second. When the trigger source is set to manual, a trigger is produced either by the pushbutton switch mounted on the panel, a pushbutton switch connected to the UHF jack on the time delay panel, or by the charging timer for the MMX capacitor banks. The charging timer is the trigger source used during normal operation of the machine; other sources are for equipment testing and debugging purposes. A 10  $\mu$ sec TTL pulse is produced by the one-shot trigger circuit, and is buffered through a hex buffer to trigger all 32 time delays simultaneously. A LEMO output is

provided to monitor the trigger pulse, if need be.

### III. Time delay interface board

The time delay interface board (Fig. 5) inserts into the motherboard of the S-100 computer. A 7805 voltage regulator converts the computer's unregulated +8V supply into a regulated +5V supply. A 10MHz clock oscillator provides counting pulses to the time delays through the 34-line ribbon cable. Data for the time delays (DO0-DO7) is buffered through a 74LS245 octal bus transceiver. The remainder of the board is devoted to selecting which time delay is to be programmed. The 74HCT688 is an 8-bit comparator which provides an low active signal when the lowest 8-bits of the address bus (A0-A7) are equal to the 8-bits of the addressing switch (SW1). The switch is presently set to hex address D0. This means that subswitches A4, A6, and A7 are set to the OPEN position (logical '1'), and subswitches A0, A1, A2, A3, and A5 are set to the CLOSED position (logical '0'). The condition for accessing the time delays is produced when the '688 produces a  $\overline{P=Q}$  pulse, the bus signal pWR\* goes low, sOUT goes high, and A14 and A15 go low. At this point, the 74LS30 8-input NAND gate produces the low-active VC\* signal. When VC\* is active the bus address pins A11-A13 select a time delay board. These three lines form a 3-bit value, and can hence select one of  $2^3 = 8$  time delay boards. These three lines are buffered through a 74LS245 8-bit octal bus transceiver to become board select signals BS0-BS2. Bus address lines A8-A10 are also buffered through the '245 bus transceiver, and these three lines become chip select signals CS0-CS2. This 3-bit value selects one of the eight 8-bit latches on board the time delay board selected by BS0-BS2.

### IV. Time Delays

The time delays each have four outputs, each of which is capable of driving an optical coupler, or providing a trigger to a digitizer. Each time delay may be programmed for a delay of 0.1-6553.5  $\mu$ sec. A time delay may be disabled by setting its delay value to 0. The output of each delay consists

of a 40 msec TTL high pulse. The delays are numbered on the front panel from 1 to 32 for convenient reference. Electrically, however, there are 8 time delay boards numbered 0 through 7, and each board contains 4 time delays numbered 0 through 3.

#### IV.1 Board construction

There are at present 8 completed time delay boards, plus 1 fully tested spare and 2 pre-drilled circuit boards. Construction and testing of a pre-drilled circuit board can be completed in about 2 hours. The circuit boards were fabricated and drilled by Teltek Corp., 1509 Berger Dr., San Jose. The following components are required to assemble each board:

QTY.	Item	Description
<b>Integrated Circuits</b>		
8	74HCT40103	8-bit down counter
8	74HCT373	8-bit latch
2	74LS74	Dual D-type flip-flop
2	74LS123	Dual monostable multivibrator
2	74LS32	Quad OR gate
1	74LS14	Hex Schmitt-trigger inverter
1	74LS245	Octal bus transceiver
1	74LS175	Quad D-type flip-flop
1	74HCT138	Inverting 3-to-8 line decoder
1	74HCT238	Non-inverting 3-to-8 line decoder
<b>Miscellaneous items</b>		
9		16-pin IC decoupling capacitor
1		14-pin IC decoupling capacitor
4		330 $\Omega$ 1/4 watt resistors
4		100K 1/4 watt resistors
4		1 $\mu$ F tantalum capacitors
1		34-pin right-angle soldertail header

The decoupling capacitors are used on the 74HCT40103's, the 74LS175, and the 74LS14. The boards are hard-wired as Board 0 through Board 7. Board 0 contains time delays 1-4, Board 1 contains time delays 5-8, etc.




Figure 2: Wiring the board select.

The boards are hard-wired as indicated in Fig. 2. A wire jumper is used to connect one of the outputs of the '138 3-to-8 decoder to pin 2 of a '32 quad OR gate.

Table 1 gives the pin connections for the 44-pin connectors mounted on the time delay panel. The bottom pin on the component side is pin 1. If the panel requires modification, it is important to minimize the excess wiring on the panel, since the panel is already crowded.

## IV.2 Circuit operation

The heart of each time delay circuit (see Fig. 6) is formed by two '40103 8-bit down counters. These two counters are cascaded to form a 16-bit counter. Each pair of counters is wired to two '373 8-bit octal latches which hold the time delay value. The 16-bit down counter is triggered by the input trigger, and counting pulses are provided by the 10MHz signal on board the time delay interface board. When the down counter reaches zero, a 40 msec output pulse is generated which appears on the 4 LEMO outputs on the front of the time delay panel and also resets the counters to the preloaded



<b>Pin</b>	<b>Connection</b>
<b>1</b>	<b>LED 3</b>
<b>2</b>	<b>OUTPUT 3</b>
<b>3</b>	<b>LED 2</b>
<b>4</b>	<b>OUTPUT 2</b>
<b>5</b>	<b>INPUT 3</b>
<b>6</b>	<b>INPUT 2</b>
<b>10</b>	<b>+5V</b>
<b>14</b>	<b>GND</b>
<b>17</b>	<b>LED 0</b>
<b>18</b>	<b>OUTPUT 0</b>
<b>19</b>	<b>LED 1</b>
<b>20</b>	<b>OUTPUT 1</b>
<b>21</b>	<b>INPUT 0</b>
<b>22</b>	<b>INPUT 1</b>

**Table 1: Pin connections for time delay modules**

count. This output pulse is accompanied by illumination of a red LED which indicates that the delay fired. Since a 16-bit counter can count to a maximum value of  $2^{16} - 1 = 65535$ , and one count is made each  $0.1 \mu\text{sec}$ , the maximum time delay value is 6.5535 msec.

The time delay latches are programmed by loading data into the '373 octal latches via the 34-line ribbon cable from the computer. The two latches for each time delay are programmed one at a time via the 8-bit data bus. When the board select signals activate the '138 output which is wired into the '32 OR gate input (see Fig. 2), and the  $VC^*$  signal is active, then the board is selected. The chip select signal (CS0-CS2) selects one of the 8-bit latches to be programmed. For example, to access the low 8-bits of Counter 1 on Board 3, the board select signal is  $\{BS2, BS1, BS0\} = \{0, 1, 1\}$  and the counter select signal is  $\{CS2, CS1, CS0\} = \{0, 0, 1\}$ . This combination activates pin 12 ( $\overline{Y3}$ ) of the '138, and pin 14 ( $Y1$ ) of the '238. The output of the '238 drives down the  $\overline{LE}$  pin of the lowermost latch of Fig. 6, causing that latch to accept data from the data bus, which is buffered through a '245 octal bus transceiver.

The time delay operation is initiated by a high pulse into the '175 quad latch. This signal is synchronized with the 10MHz clock signal to prevent timing problems within the '40103 down counters. The output of the '175 is used to clock high data to the output of a '74 D-type flip-flop. This high output is fed into the  $\overline{PL}$  inputs of the '40103 down counters and enables counting. The 'LOW' counter counts at 10MHz, and each time it reaches zero, it sends a clock pulse to the 'HIGH' counter. When both counters reach zero simultaneously, the output of a '32 OR gate goes low and initiates an output pulse by the '123 monostable multivibrator. The '32 OR gate output also provides a clear data ( $\overline{CD}$ ) signal to the '74 D-type flip flop. This action brings the output of the flip-flop low, which proceeds to reset the '40103 counters to their preset value, and inhibit counting until the next trigger input.

Note that programming a zero into both latches of a given time delay forces the output of the '32 OR gate to remain low at all times. Normally a down transition on this signal causes the '123 monostable multivibrators to generate an output pulse. When the input is always held low, however, no down transition can be produced, and hence no output pulse can be

generated. Therefore the time delays have the useful feature that they can be disabled by setting the delay value to zero.

### IV.3 Time delay reliability

The reliability of a given time delay can be checked automatically using the transient digitizers in the MMX screen room. The time delay and digitizer are connected as indicated in Fig. 3. The digitizer offset is adjusted to digitize a positive unipolar signal (e. g. the offset of a Transiac 2008 digitizer is set to  $-256$  mV. The test is automated by running the TDCHECK code, a listing of which is provided in Appendix C. This code is invoked using the following command line:

```
tdcheck <haltflag> <file name>
```

TDCHECK prompts for a digitizer to be checked (1-32), and a digitizer slot to be used. Any type of digitizer can be used (Transiac 2008, Transiac 2001, or LeCroy 8837F). Then TDCHECK prompts for a starting value and a skip value for the time delays. These values are entered as a number of counts (1-65535). The code begins with the given starting value and programs the indicated time delay with that value. The digitizer is then automatically set to an appropriate sampling rate and triggered. After a stop trigger is produced by the trigger generator, TDCHECK examines the digitizer data to compute a measured delay value. If the delay value is within the error limits imposed by the resolution of the digitizer, then the programmed setting and the measured setting are displayed on the S-100 computer console. If there is an error, an error message is written to the output file <file name> which was named on the invocation line. If the file name is omitted, the console is used. Normally errors are directed to the printer by using PRN: as the file name. After an error, the program can be directed to halt immediately by typing HALT for <haltflag>. The digitizer data can then be inspected on the MicroAngelo monitor to help diagnose the problem. Any value for <haltflag> other than HALT will cause the code to proceed until 100 errors are found.

The code cycles through the delay values, each cycle adding the skip value to the delay value, until the maximum value of 65535 is reached. To check




Figure 3: Reliability test for time delays.

every possible time delay value, for example, the starting value is set to 1, and the skip value is set to 1. This complete check requires about 20 hours of running time, and normally zero errors will occur.

A skip value of zero can be used to continually program the same time delay value. This option is useful for debugging purposes. Since the maximum value will never be reached by adding the skip value of zero, the program must be halted by typing Control-C.

#### IV.4 Time delay programming

Time delay programming is accomplished by the code TD, a listing of which is provided in Appendix B. This code can be reached directly from the main data-taking program DIGIT, or can be invoked by simply typing TD in response to the operating system prompt. TD keeps a file on the local user space called TIMING.DOC. This file keeps a record of the most recently programmed value for each of the 32 time delays, a eight character name for each delay, and a logical trigger (see below) for each delay. This information is also stored at the end of each standard digitizer data file. By typing

**td <filename>**

where <filename> is a digitizer data file, the time delay settings used in that file are read into memory. Whether the parameters are read from a data file, or from TIMING.DOC, the data is then displayed on the console. To alter the values for a given delay, simply enter the number of the time delay to be changed. For each delay there are three parameters, and each can be retained by simply hitting return when the cursor is located at the appropriate field. Alternatively, the current parameter can be changed by entering the new value, then hitting return.

The logical trigger parameter is a software device for retaining a constant time interval between two time delays. For example, say we wish to trigger the mirror field from time delay 1, and its corresponding crowbar from time delay 2. The logical trigger of delay 1 would be set to 0, so that its value is referenced to the main trigger. But the logical trigger of time delay 2 is set to a value of 1. This means that whenever the value of time delay 1 is changed, the value of time delay 2 will be changed by a similar amount, in order to keep the separation between them constant. It is important to remember that the hardware is actually wired so that all time delays are triggered simultaneously, and the time delay value displayed on the console is always referenced to this trigger.

When modifications are complete to the time delay settings are complete, enter 0 (or simply a carriage return) for the time delay to be modified. This will write the updated file onto TIMING.DOC, and chain back to DIGIT.

## **V. Optical Couplers**

The optical coupler circuit (Fig. 7) provides the connection between the time delays and the Ignitron Firing Chassis. TTL pulses from the time delays are converted to light pulses by fiber optic transmitters in the screen room. A green LED provides a visual indication that the transmitter was triggered. The output of the transmitter is coupled into a fiber optic cable which is connected to a receiver circuit. The receiver circuit consists of a fiber optic receiver which converts the light pulse into a TTL low pulse. A red LED provides visual confirmation that the pulse was received. The TTL low pulse

is inverted and triggers a 2N1597 thyristor. The ON current for the thyristor is provided by a .02  $\mu$ F capacitor which has been charged to +120V between shots through the 47K resistor. When the thyristor is triggered, the capacitor keeps the thyristor on for about 5  $\mu$ sec. At this point the current through the thyristor drops below the holding current and the device turns off. The current pulse is coupled to the ignitrons through a 1:1 pulse transformer. The risetime of the pulse is  $\sim .5\mu$ sec.

The total delay between the input trigger to the fiber optic transmitter circuit and the output pulse reaching the ignitron firing threshold of 75 V is about 1.5  $\mu$ sec.

The fiber optic transmitters and receivers are manufactured by Hewlett-Packard, and are mounted with HFBR4202 mounting hardware. The transmitter part number is HFBR1202, and the receiver part number is HFBR 2202. The fiber optic cable has 200  $\mu$ m diameter, and is LBL stock catalog number 6145-65673 (Pirelli LED 22214). The fiber optic terminations are manufactured by OFTI (Optical Fiber Technology Inc.), and the part number is 4024 RB-2.7.

The pin numbers used on the fiber optic transmitter circuit are given in Table 2. The first column is the pin number on the 44 pin connector. The next column gives the number of the driver which is connected to that pin, as indicated on the front panel. The first number is for the first transmitter board (drivers 1-15), and the number in parentheses is for the second transmitter board (drivers 16-32). The third column of the table gives the driver number as labelled on the circuit board, and the fourth column gives the wire color connecting the edge connector pin to either the LED or the LEMO input connector.

The fiber optic cables are terminated according to the techniques outlined in the OFTI guide "Optical Cable Terminating Procedures and Techniques" with the following change: Devcon Five Minute epoxy is used for speed and ease of termination, rather than the slower epoxy which is recommended. The short curing time, however, makes it difficult to get the fiber properly centered in the connector. For this reason the cladding is left on all of the exposed fiber throughout the terminating process. After polishing, this leaves a well centered termination with a finish acceptable for our application.

Pin	Driver #	Board label	wire color
1	15 (31)	INPUT 1	Brown
2	15 (31)	LED 1	Red
3	16 (32)	INPUT 2	Orange
4	16 (32)	LED 2	Yellow
5	13 (28)	INPUT 3	Green
6	13 (28)	LED 3	Blue
7	14 (29)	INPUT 4	Purple
8	14 (29)	LED 4	Gray
10	+5V		
14	GND		
15	4 (19)	INPUT 9	Blue
16	4 (19)	LED 9	Green
17	3 (18)	INPUT 10	Yellow
18	3 (18)	LED 10	Orange
19	1 (16)	INPUT 11	Red
20	1 (16)	LED 11	Brown
21	2 (17)	INPUT 12	Black
22	2 (17)	LED 12	White

**Table 2: Pin connections for time delay modules**

Pin	Driver #	Board label	wire color
23	12 (27)	INPUT 5	Blue
24	12 (27)	LED 5	Green
25	11 (26)	INPUT 6	Yellow
26	11 (26)	LED 6	Orange
27	9 (24)	INPUT 7	Red
28	9 (24)	LED 7	Brown
29	10 (25)	INPUT 8	Black
30	10 (25)	LED 8	White
37	8 (23)	INPUT 13	Gray
38	8 (23)	LED 13	Purple
39	7 (22)	INPUT 14	Blue
40	7 (22)	LED 14	Green
41	5 (20)	INPUT 15	Yellow
42	5 (20)	LED 15	Orange
43	6 (21)	INPUT 16	Red
44	6 (21)	LED 16	Brown

Table 2 *cont'd*: Pin connections for time delay modules



# A Schematics for trigger circuitry.





Figure 4: Trigger generator circuit.


{ pins labeled starting with red dot, top row - bottom row grounded }




15


TIME DELAY INTERFACE		
SCALE:	APPROVED BY:	DRAWN BY BTA
DATE: 7/7/84		REVISED
		DRAWING NUMBER

Figure 6: Time delay circuit.





FIBER OPTIC TRANSMITTER



FIBER OPTIC RECEIVER

Figure 7: Optical coupler circuit.

**B Listing of TD.C, the time delay controller code.**

```
1 /*      TD.C -- TIME DELAY CONTROLLER
2          Branch T. Archer III
3          Written: 1/31/85   Revised: 10/2/85
4 Compilation:
5          c88 td
6          bind td mmxlib.s      */
7
8 /*      INCLUDES      */
9 #include "stdio.h"
10
11 #define MAXTD 32 /* MAXIMUM NUMBER OF TIME DELAYS */
12 #define TDNL 8 /* LENGTH OF TIME DELAY NAMES */
13 #define FIRSTROW 4 /* FIRST ROW OF DISPLAY */
14 #define LCOL 1 /* LEFT COLUMN OF DISPLAY */
15 #define RCOL 41 /* RIGHT COLUMN OF DISPLAY */
16 #define TDPORT 0xd0 /* BASE PORT FOR TIME DELAYS */
17 #define CLKFRQ 10. /* CLOCK FREQUENCY */
18 #define FILELEN MAXTD*(TDNL+6+2) /* FILE LENGTH */
19
20 char file<name[MAXFNM],string[80],datim[6],rangerr[]="\7range error",
21      data<format[]="%2d %-10.10s %8.1f %2d\r\n",tdname[MAXTD][TDNL+1],
22      file<buf[FILELEN+1],chain<buf[30];
23 int fd,pfd,i,row,col,tdind,idt[6],tdtrig[MAXTD],buf<ptr;
24 unsigned clcndpts();
25 long filptr=512;
26 float tdset[MAXTD],oldset,deltat;
27 /* DIGITIZER DATA FILE HEADER STRUCTURE */
28 struct HDR {char datim[6],filnam[11],name[32][7],slot[32],smpcod[32],
29      reclen[32],pretrg[32],devtyp[32],crate[32],td[32],reserv[47]; } hdr;
30
31 main(argc,argv)
32 int argc;
33 char *argv[];
34 {cls(); strcpy(chain<buf,"DIGIT"); strcpy(file<name,"TIMING.DOC");
35 /* GET PARAMETERS FROM COMMAND LINE */
36 switch (argc)
37 { case 2: strcpy(file<name,argv[1]); break;
38 case 3: sprintf(chain<buf,"DIGIT %s CED",argv[2]+5);
39 } /* END SWITCH */
40 if (fd=fopen(file<name,"r"))
41 {if (argc==2) p<datfil(); /* Get data from digitizer data file */
42 if (fread(file<buf,FILELEN,1,fd)!=1)
43 {printf("Read error 1\n"); exit(0);} /* END IF */
44 /* Load tdname array */
45 for (tdind=buf<ptr=0; tdind<MAXTD; tdind++,buf<ptr+=TDNL)
46 strcpy(tdname[tdind],&file<buf[buf<ptr],TDNL);
47 /* Load tdset array, and set up time delays */
48 for (tdind=0; tdind<MAXTD; tdind++,buf<ptr+=6)
49 {sscanf(&file<buf[buf<ptr],"%6d",&i);
50 tdset[tdind]=((float)i)/CLKFRQ;
51 settd(tdind,tdset[tdind]); } /* END IF */
52 /* Load tdtrig array */
53 for (tdind=0; tdind<MAXTD; tdind++,buf<ptr+=2)
54 sscanf(&file<buf[buf<ptr],"%2d",&tdtrig[tdind]);
```

```

55 /*      sscanf(&file<buf[buf<ptr], "%2d%2d%2d%2d%2d%2d",
56           &idt[0],&idt[1],&idt[2],&idt[3],&idt[4],&idt[5]);
57           for (i=0; i<6; i++) datim[i]=idt[i];   */
58           fclose(fd);
59   } /* END IF */
60
61   for (;;) {
62   scrmove(1,20); printf("*** TIME DELAY CONTROLLER ***");
63   scrmove(2,10); printf("FILE NAME: %s",file<name);
64   scrmove(3,LCOL); printf("TD NAME      SETTING (usec) TRIG");
65   scrmove(3,RCOL); printf("TD NAME      SETTING (usec) TRIG");
66   row=FIRSTROW; col=LCOL;
67   for (i=0; i<MAXTD; i++)
68       {scrmove(row++,col);
69        printf("%2d %-8.8s  %8.1f      %2d",i+1,tdname[i],tdset[i],tdtrig[i]);
70        if (i==15) {row=FIRSTROW; col=RCOL;} /* END IF */
71        } /* END FOR */
72   while (getind()) modtd();
73   scrmove(23,10);
74   printf("File name to write (<CR> returns to DIGIT, * to print): ");
75   string[0]=0;
76   scanf("%s",&string);
77   if (!string[0])
78       {writetd(); printf(" CHAINING TO DIGIT . . ."); prgchn(chain<buf);}
79   if (!strcmp(string,"*")) prnttd();
80       else if (strlen(string)) strcpy(file<name,string); writetd();
81   } /* END FOR */
82   return;
83   } /* END MAIN */
84
85   /*      POSITION FILE POINTER OF DIGITIZER DATA FILE TO TIME DELAY SETTINGS */
86   p<datfil()
87   {if (!fread(hdr,512,1,fd)) {printf("Read error 2\n"); exit(0);}
88   for (i=0; i<=32; i++)
89       filptr+=clndpts(hdr.slot[i],hdr.devtyp[i],hdr.reclen[i]);
90   fseek(fd,filptr,0);
91   } /* END P<DATFIL */
92
93   /*      WRITE TIME DELAY SETTINGS TO DISK */
94   writetd()
95   {if (strlen(file<name))
96   {scrmove(23,10); printf("\33TWriting file: %s",file<name);
97   <setmem(file<buf,MAXTD*TDNL,' ');
98   /* Copy time delay names into file buffer */
99   for (i=buf<ptr=0; i<MAXTD; i++,buf<ptr+=TDNL)
100       strcpy(&file<buf[buf<ptr],tdname[i]);
101   /* Replace nulls in the buffer with spaces */
102   for (buf<ptr=0; buf<ptr<(MAXTD*TDNL); buf<ptr++)
103       if (file<buf[buf<ptr]=='\0') file<buf[buf<ptr]=' ';
104   /* Put the time delay settings into the buffer */
105   for (i=0; i<MAXTD; i++,buf<ptr+=6)
106       sprintf(&file<buf[buf<ptr],"%06d",(int)(CLKFRQ*tdset[i]));
107   /* Put the triggers into the buffer */
108   for (i=0; i<MAXTD; i++,buf<ptr+=2)

```

```

109         sprintf(&file<buf[buf<ptr], "%02d", tdrig[i]);
110     /* Put the date into the buffer */
111     /*date(datim);
112     sprintf(&file<buf[buf<ptr], "%2d%2d%2d%2d%2d",
113         datim[0], datim[1], datim[2], datim[3], datim[4], datim[5]);
114     buf<ptr+=12;*/
115     /* Open the file, write the data, and close */
116     fd=fopen(file<name, "w"); fwrite(file<buf, buf<ptr, 1, fd); fclose(fd);
117     } /* END IF */
118     } /* END WRITETD */
119
120     /* GET INDEX FOR TIME DELAY TO BE MODIFIED */
121     getind()
122     {
123     scrmove(21,15); printf("\33TTime delay to modify: ");
124     tdind=0; getsrc(string, 21, 37, 2);
125     if (strlen(string)) sscanf(string, "%d", &tdind);
126     printf("%2d", tdind);
127     if (tdind<0 || tdind>MAXTD)
128         {scrmove (22,20); printf(" Invalid value.");
129         tdind=-1; return(-1);} /* END IF */
130     scrmove (22,20); printf("\33T"); return(tdind);
131     } /* END GETIND */
132
133     /* MODIFY TIME DELAY */
134     modtd()
135     {if (tdind<=0) return;
136     row=tdind+FIRSTROW-1;
137     if (tdind>16) {row-=16; col=RCOL;} else col=LCOL;
138     oldset=tdset[--tdind];
139         /* Get time delay name. */
140     getsrc(string, row, col+3, TDNL);
141     if (strlen(string)) strcpy(tdname[tdind], string);
142     printf("%-8.8s", tdname[tdind]);
143         /* Get time delay value. */
144     do {
145         getsrc(string, row, col+14, 8);
146         if (strlen(string)) sscanf(string, "%f", &tdset[tdind]);
147         printf("%8.1f", tdset[tdind]);
148         } /* END DO */
149     while (tdset[tdind]<0. || tdset[tdind]>65535./CLKFRQ);
150         /* Get logical trigger for time delay. */
151     do {
152         getsrc(string, row, col+29, 2);
153         if (strlen(string)) sscanf(string, "%d", &tdrig[tdind]);
154         printf("%2d", tdrig[tdind]);
155         } /* END DO */
156     while ( tdrig[tdind]<0 || tdrig[tdind]>MAXTD || tdrig[tdind]==tdind+1 );
157     settd(tdind, tdset[tdind]);
158     /* Modify time delays which are logically triggered by delay 'tdind'. */
159     /*scrmove(22,1); printf("\7Modifying time delays: ");*/
160     delta=tdset[tdind]-oldset; modlc(tdind);
161     } /* END MODTD */
162

```

```

163 /* MODIFY LOGICAL CHAIN OF TIME DELAYS CONNECTED TO tdind */
164 /* This is a recursive routine which adds deltat to all time delays
165 connected to time delay "tdind". */
166 modlc(tdind)
167 int tdind;
168 {int i;
169 for (i=0; i<MAXTD; i++)
170     {if (tdtrig[i]==tdind+1)
171         {/*printf("%d",i+1);*/ tdset[i]+=deltat;
172             /* Check for range error. */
173             if (tdset[i]<0.) {tdset[i]=0.; printf (rangerr);}
174             if (tdset[i]>65535./CLKFRQ) {tdset[i]=65535./CLKFRQ; printf(rangerr);}
175             row=FIRSTROW+i; if (i<16) col=LCOL; else {row-=16; col=RCOL;}
176             scrmove(row,col+14); printf("%8.1f*",tdset[i]);
177             settd(i,tdset[i]); modlc(i);
178             } /* END IF */
179         } /* END FOR */
180 } /* END MODLC */
181
182 /* SET TIME DELAY */
183 /* 0 <= tdnun <= 31 */
184 settd(tdnun,tdval)
185 int tdnun;
186 float tdval;
187 {unsigned tdint;
188 tdint=CLKFRQ*tdval; /* printf("\n%x",tdint);*/
189 tdnun*=2;
190 /* SEND THE HI BYTE */
191 <outb(tdint>>8,TDPORT+(tdnun<<8));
192 /* SEND THE LO BYTE */
193 <outb(tdint,TDPORT+((tdnun+1)<<8));
194 } /* END SETTD */
195
196 /* PRINT TIME DELAY SETTINGS */
197 prnttd()
198 {pfd=fopen("PRN:", "w");
199 sprintf(string, "MMX TIME DELAY SETTINGS %d/%d/%d %d:%d:%d\n",
200     datim[0],datim[1],datim[2],datim[3],datim[4],datim[5]);
201 prntline();
202 strcpy(string, " TD NAME SETTING TD NAME SETTING\n");
203 prntline();
204 for (tdind=0; tdind<16; tdind++)
205     {sprintf(string, " %2d %-8.8s %8.1f %2d %-8.8s %8.1f",
206         tdind+1, tdnun[tdind],tdset[tdind],
207         tdind+16,tdnun[tdind+16],tdset[tdind+16]);
208     prntline();
209     } /* END FOR */
210 fclose(pfd);
211 } /* END PRNTTD */
212
213 /* PRINT A LINE, ALONG WITH <CR><LF> */
214 prntline()
215 {strcat(string, "\n"); fputs(string,pfd);
216 } /* END PRNTLINE */

```



**C Listing of TDCHECK.C, the time delay  
checking code.**

```
1 /*      TDCHECK.C          BTA 111
2      WRITTEN: 2/16/85      REVISED: 2/19/85
3      Compilation:
4          c88 tdcheck
5          bind tdcheck camac mmplib
6
7      Command line:
8          tdcheck <haltflag> <file name>
9      If <haltflag> == HALT, the program aborts after an error.
10     <file name> is the name of the error file (e.g. PRN: or CON:).
11
12     This code checks a given time delay channel for the proper
13     delay. The number of codes to skip between checks is adjustable.
14     The time delay is checked by using a signal generator to trigger
15     a time delay and a digitizer. The output of the time delay is fed
16     into the digitizer as the signal. This code then measures the delay
17     by scanning for the first point in the digitizer data array which
18     is saturated.
19     */
20
21     #include "stdio.h"
22     #define TDPOR 0xd0      /* BASE PORT FOR TIME DELAYS */
23     #define CLKFRQ 10.
24     #define MAXERRS 100
25
26     char data[8192],string[80],datim[6],file<name[ MAXFNM]="CON:";
27     int pfd,tdnum,slot,crate=0,smpint,recLen,pretrg,devtyp,skip,satpos,
28         rec8192[3]={0,2,7},abortflag;
29     unsigned hexdelay,firstdelay,checknum,numchecks,numerrs=0;
30     float fldelay,msdelay,maxst,maxerr;
31     float smptim[3][8]=
32         (.05,.10,.20,.50,1.0,2.0,5.0,0.0, /* TRANSIAC 2008 */
33          .01,.02,.05,.10,.20,.50,1.0,0.0, /* TRANSIAC 2001 */
34          .03125,.0625,.125,.25,.5,1.,2.,0.); /* LeCroy 8837F */
35     float smplen[3][7]=
36         (350.,700.,1400.,4000.,8000.,16000.,40000.,
37          70.,140.,350.,700.,1400.,4000.,8000.,
38          200.,400.,1000.,2000.,4000.,8000.,16000.);
39
40     main(argc,argv)
41     int argc;
42     char *argv[];
43     {if (argc>1) abortflag=!strcmp("HALT",argv[1]);
44     if (argc>2) strcpy(file<name,argv[2]);
45     clr(); scrmove(1,20); printf("*** TIME DELAY CHECK ***");
46     /*      GET TIME DELAY TO BE CHECKED      */
47     scrmove(5,10); printf("Time delay to check:");
48     for (;;)
49         {scrmove(5,31); screteol(); scanf("%d",&tdnum);
50         if (tdnum<1 || tdnum>32)
51             {scrmove(7,10); printf("Invalid delay number.\?");}
52         else break;} /* END FOR */
53
54     /*      GET DIGITIZER TO BE USED      */
```

```

55  scrmove(7,10); screteol(); printf ("Digitizer slot to be used:");
56  for (;;)
57      {scrmove(7,37); scanf("%d %d",&slot,&crate);
58        digrd(crate,slot,&smpint,&reclen,&pretrg,&devtyp);
59        if (!devtyp)
60            {scrmove(9,10); printf("Digitizer unavailable.\n");}
61            else break;} /* END FOR */
62  /* SET RECLEN TO THE VALUE WHICH GIVES 8192 POINTS */
63  reclen=rec8192[devtyp-1];
64  /* SELECT 0 PRE-TRIGGER SAMPLES          */
65  pretrg=0;
66  /* GET FIRST DELAY VALUE, AND NUMBER TO BE SKIPPED */
67  scrmove(9,10); screteol();
68  printf("First setting (1-65535), and skip value:");
69  for (;;)
70      {scrmove(9,51); scanf("%d %d",&firstdelay,&skip);
71        if (skip<0)
72            {scrmove(11,10); printf("Bad skip value.\n");}
73            else break;} /* END FOR */
74  scrmove(11,10);
75  numchecks = skip ?
76  (float)((unsigned)0xffff-firstdelay)/(float)(skip) : 0xffff;
77  printf("Number of checks to be performed: %u\n",numchecks);
78  /* INITIALIZE DELAY VALUE, AND MAXIMUM SAMPLING TIME */
79  hexdelay=firstdelay;
80  maxst=0.;
81  pfd=fopen(file<name,"w");
82  sprintf(string," Error log for time delay #%d\n",tdnum);
83  prntline();
84  sprintf(string," Slot %d Devtyp = %d\n",slot,devtyp);
85  prntline();
86  datetime(datim);
87  sprintf(string," Date: %d/%d/%d Time: %d:%d:%d\n",
88          datim[0],datim[1],datim[2],datim[3],datim[4],datim[5]);
89  prntline();
90  sprintf(string," First value = %u Skip count = %u",firstdelay,skip);
91  prntline();
92  for (checknum=1; checknum<=numchecks; checknum++)
93      {checktd(); hexdelay+=skip;} /* END FOR */
94  datetime(datim);
95  sprintf(string,"All done at %d:%d:%d",datim[3],datim[4],datim[5]);
96  prntline();
97  sprintf(string,"--- %u errors ---",numerrs); prntline();
98  fclose(pfd);
99  } /* END MAIN */
100
101  /* CHECK A TIME DELAY          */
102  checktd()
103  {if ((f1delay=(float)hexdelay/CLKFRQ)>maxst) setsmp();
104    settd(tdnum-1,f1delay);
105    digint(crate,slot);
106    digdat(crate,slot,&data,0);
107    satpos=scasb(data,0xff,8192);
108    if (satpos==8192)

```

```

109 /*      PRINT ERROR MESSAGE      */
110 {sprintf(string,"      No saturation for setting %8.1f",fldelay);
111 prntline(); numerrs++; if (numerrs==MAXERRS) abortprg();
112 if (abortflag) abortprg(); return;}
113 msdelay=smpim[devtyp-1][smpint]*(float)satpos;
114 printf("Delay setting = %8.1f Measured setting = %8.1f\n",
115        fldelay,msdelay);
116 if (ABS(fldelay-msdelay)>maxerr)
117 /*      PRINT ERROR MESSAGE      */
118 {sprintf(string,
119 "      Error for setting %8.1f(uS) %4x. Measured value = %8.1f(uS).",
120        fldelay,hexdelay,msdelay); prntline(); ++numerrs;
121        if (numerrs==MAXERRS) abortprg();
122        if (abortflag) abortprg();}
123 } /* END CHECKTD */
124
125 /*      SET SAMPLING RATE FOR DIGITIZER      */
126 setsmp()
127 {if (fldelay>smpim[devtyp-1][6])
128     {printf("Delay value of %8.1f too large.\n"); exit();}
129 /*      SELECT FASTEST POSSIBLE SAMPLING RATE      */
130 for (smpint=0; smpint<=7; smpint++)
131     {if (smpim[devtyp-1][smpint]>fldelay) break;}
132 maxst=smpim[devtyp-1][smpint];
133 maxerr=MAX(3,*smpim[devtyp-1][smpint],.25);
134 sprintf(string,
135 "Setting sampling rate. Smpint = %d Maxerr=%f",smpint,maxerr);
136 prntline(); printf("%s",string);
137 digset(crate,slot,smpint,reclen,pretrg,devtyp);
138 } /* END SETSMP */
139
140 /*      SET TIME DELAY */
141 /* 0 <= tdnum <= 31 */
142 settd(tdnum,tdval)
143 int tdnum;
144 float tdval;
145 {unsigned tdint;
146 tdint=CLKFRQ*tdval;
147 tdnum*=2;
148 /*      SEND THE HI BYTE      */
149 <outb(tdint)>>8,TDPORT+(tdnum<<8));
150 /*      SEND THE LO BYTE      */
151 <outb(tdint,TDPORT+((tdnum+1)<<8));
152 } /* END SETTD */
153
154 /*      ABORT PROGRAM      */
155 abortprg()
156 {sprintf(string,"Aborting with %d errors.",numerrs);
157 prntline(); exit();
158 } /* END ABORTPRG */
159
160 /*      MOVE CURSOR      */
161 scrmove(row,col)
162 int row,col;

```

```
163 {printf("\33=%c%c",row+' '-1,col+' '-1);
164 } /* END SCRMOVE */
165
166 /*          ERASE TO END OF CURRENT LINE          */
167 screteol()
168 {printf("\33T");
169 } /* END SCRETEOL */
170
171 /*          CLEAR SCREEN          */
172 cls()
173 {printf("\33*");
174 } /* END SCRCLEAR */
175
176 /* PRINT A LINE, ALONG WITH <CR><LF>          */
177 prntline()
178 {strcat(string, "\n");
179 fputs(string,pfd);
180 } /* END PRNTLINE */
181
```