

Copyright © 1985, by the author(s).
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

A DESIGN METHODOLOGY FOR VLSI PROCESSORS

VOLUME II (Appendices A-D)

by

Joan M. Pendleton

Memorandum No. UCB/ERL M85/89

21 November 1985

A DESIGN METHODOLOGY FOR VLSI PROCESSORS
VOLUME II (Appendices A-D)

by

Joan Marie Pendleton

Memorandum No. UCB/ERL M85/89

21 November 1985

ELECTRONICS RESEARCH LABORATORY
College of Engineering
University of California, Berkeley
94720

Research sponsored, in part, by Defense Advance Research Projects Agency (DoD) Contract No. N00039-83-C-0107 and, in part, by a Fellowship from Eastman Kodak Corporation.

A DESIGN METHODOLOGY FOR VLSI PROCESSORS
VOLUME II (Appendices A-D)

by

Joan Marie Pendleton

Memorandum No. UCB/ERL M85/89

21 November 1985

ELECTRONICS RESEARCH LABORATORY
College of Engineering
University of California, Berkeley
94720

Research sponsored, in part, by Defense Advance Research Projects Agency (DoD) Contract No. N00039-83-C-0107 and, in part, by a Fellowship from Eastman Kodak Corporation.

back of
title page

A Design Methodology for VLSI Processors

Joan Marie Pendleton

ABSTRACT

A design methodology for VLSI processors has been developed. It is based on five major design levels - microarchitecture, functional block, circuit, interconnect, and process - and the interactions between them. In addition to top-down synthesis, this method formally incorporates the feedback of information from the lower design levels to the higher levels. A preliminary design phase that considers the effects of the lowest levels - circuit, interconnect, and process - on design at the highest level - microarchitecture - is described. After preliminary design, design alternates between synthesis and analysis steps as the designers proceed from the highest level to the lower levels.

SOAR (Smalltalk on a RISC), a 32 bit microprocessor designed for the efficient execution of compiled Smalltalk provides a case study of this methodology. The chip, implemented in 4 micron, single-level metal NMOS technologies, has a cycle time of 400 ns. Pipelining allows an instruction to start each cycle with the exception of loads and stores. The processor contains 35,700 transistors, is 320x432 mils, dissipates 3 watts, and is assembled in an 84-lead pin grid array package. The methodology that included a large CAD effort provided functioning chips on first silicon.



Chairman







Table of Contents

Appendix A- 4 Micron NMOS Design Rules	_____	362
Appendix B- SOAR SLANG Description	_____	368
Appendix C- Circuit Block Logic Diagrams	_____	471
Appendix D- SOAR Input/Output Timing Specifications	_____	589

Appendix A

4 Micron NMOS Design Rules


Mask Layers

	Active Area or Diffusion
	N+ Implant
	Buried Contact Cut
	Polysilicon
	Contact Cut
	Metal

All units are in lambda. Lambda is 2.0 microns for this 4 micron process.


1. Single Level Rules

1.1 Active Area




Minimum width-2.0
Minimum spacing- 3.0

1.2 Polysilicon




Minimum width- 2.0
Minimum spacing-2.0

1.3 Metal



Minimum width-3.0
Minimum spacing-3.0


1.4 Contact



Minimum size- 2.0x2.0
Minimum spacing- 2.0


2. Unrelated Levels

2.1 Diffusion to Unrelated Polysilicon




Minimum spacing- 1.0

2.2 Contact to Unrelated Polysilicon




Minimum spacing- 2.0


2.3 Implant to Enhancement Transistor




Minimum spacing- 3.0

2.4 Buried Contact Cut to Unrelated Polysilicon


Minimum spacing- 1.0

2.5 Buried Contact Cut to Enhancement Transistor

Minimum spacing- 3.0

2.6 Buried Contact Cut to Depletion Transistor


Minimum spacing- 1.0

2.7 Buried Contact Cut to Unrelated Diffusion

Minimum spacing- 2.0

3. Overlaps and Enclosures


3.1 Polysilicon Overlap over Diffusion



3.2 Diffusion Enclosure of Contact Cut




3.3 Polysilicon Enclosure of Contact Cut



3.4 Metal Overlap over Contact Cut




3.5 Buried Contact Cut Enclosure of Diffusion/Polysilicon Overlap
 3.6 Implant Enclosure of Diffusion/Polysilicon Overlap



Minimum buried contact enclosure
 in all directions- 1.0

Minimum implant enclosure
 in diffusion direction- 2.0
 in all other directions- 1.0

Buried Contacts



Minimum implant enclosure
 in diffusion direction- 2.0
 in all other directions- 1.0

Depletion Transistors

Appendix B SOAR SLANG Description

```

;*****
;
; SOAR clock description          Pete Foley
;
; 7 nodes: masterclock, phi1, phi1+ , phi2, phi2+ , phi3, phi3+
;
;   phi1+ corresponds to the clock nonoverlap between phi1 and
;   phi2. The nonoverlap clocks are for simulation
;   purposes only.
;*****
;

```

```

(defnode masterclock
  (doc "masterclock, module-6 counter")
  (init (setq masterclock 5)) ;for simulation only
  (update
    (cond ((equal masterclock 5) 0)
          (t (plus masterclock 1))))))

(defnode phi1
  (doc "phase 1")
  (depends masterclock)
  (update
    (cond ((equal masterclock 0) 'ON)
          (t 'OFF)))) ;no UNK states for clocks

(defnode phi1+
  (doc "non-overlap after phase 1")
  (depends masterclock)
  (update
    (cond ((equal masterclock 1) 'ON)
          (t 'OFF))))

(defnode phi2
  (doc "phase 2")
  (depends masterclock)
  (update
    (cond ((equal masterclock 2) 'ON)
          (t 'OFF))))

```

```

(defnode phi2+
  (doc "non-overlap after phase 2")
  (depends masterclock)
  (update
    (cond ((equal masterclock 3) 'ON)
          (t 'OFF))))

(defnode phi3
  (doc "phase 3")
  (depends masterclock)
  (update
    (cond ((equal masterclock 4) 'ON)
          (t 'OFF))))

(defnode phi3+
  (doc "non-overlap after phase 3")
  (depends masterclock)
  (update
    (cond ((equal masterclock 5) 'ON)
          (t 'OFF))))

```



```

;*****
;
; SOAR opcode description          Joan Pendleton, PFF
;
; 2 nodes
;
; These OPCODE nodes provide the opcode decoding function that
; control PLAs on the outputs of the first and second stage control
; pipe latches will provide.
;
;*****

```

```

(defnode OPCODE1
  (depends CPIPE1s)
  (line 7 CPIPE1s<0> CPIPE1s<1> CPIPE1s<2> CPIPE1s<3>
    CPIPE1s<4> CPIPE1s<5> CPIPE1s<7>))
  (doc "gives symbolic representation of the numerically represented
    opcode at the output fo the first stage of the control pipe)
  (update ;include bit that differentiates jump from call
    (If (numberp (Plus (Bits 5 0 CPIPE1s)(Lsh (Bits 7 7 CPIPE1s) 6)))
      then (numtosymbopcode (Plus (Bits 5 0 CPIPE1s)(Lsh (Bits 7 7 CPIPE1s) 6)))
      else UNK)))

```

```

(defnode smOPCODE1
  (depends CPIPE1s)
  (line 2 CPIPE1s<5> CPIPE1s<7>))
  (doc "same as OPCODE1 but for jumps and calls only")
  (update
    (numtosymbopcode (Plus (Bits 5 5 CPIPE1s)(Lsh (Bits 7 7 CPIPE1s) 1)))
  )
)

```

```

; the following node is mainly here to keep the pla extraction software
; happy

```

```

(defnode tOPCODE1
  (depends tCPIPE1s)
  (line 7 tCPIPE1s<0> tCPIPE1s<1> tCPIPE1s<2> tCPIPE1s<3>
    tCPIPE1s<4> tCPIPE1s<5> tCPIPE1s<7>))
  (doc "gives symbolic representation of the numerically represented
    opcode at the delayed output of the first stage of the control pipe
    which is decoded in tpla")
  (update
    (If (numberp (Plus (Bits 5 0 tCPIPE1s)(Lsh (Bits 7 7 tCPIPE1s) 6)))
      ;include
      ;bit that differentiates jmp form call
    )
  )
)

```

```

    then (numtosymbopcode (Plus (Bits 5 0 tCPIPE1s)
                                (Lsh (Bits 7 7 tCPIPE1s)6)))
    else UNK
  )
)
)

```

```

(defnode smtOPCODE1
  (depends tCPIPE1s)
  (line 2 tCPIPE1s<5> tCPIPE1s<7>)
  (doc "same as tOPCODE but for jumps and calls only")
  (update
    (If (numberp (Plus (Bits 5 5 tCPIPE1s)(Lsh (Bits 7 7 tCPIPE1s) 1)))
      then (numtosymbopcode (Plus (Bits 5 5 tCPIPE1s)(Lsh (Bits 7 7 tCPIPE1s) 1)))
      else UNK)))
)

```

; Its best not to let OPCODE2 simply take OPCODE1 because of the
; possibility of jamming opcodes into the pipeline (for aborting
; instructions etc.)

```

(defnode OPCODE2
  (depends CPIPE2s)
  (line 7 CPIPE2s<0> CPIPE2s<1> CPIPE2s<2> CPIPE2s<3>
          CPIPE2s<4> CPIPE2s<5> CPIPE2s<7>)
  (doc "gives symbolic representation of the numerically represented
        opcode at the output of the second stage of the control pipe")
  (update
    (If (numberp (Plus (Bits 5 0 CPIPE2s)(Lsh (Bits 7 7 CPIPE2s) 6))) ;include
      ;bit that differentiates jmp from call
      then (numtosymbopcode (Plus (Bits 5 0 CPIPE2s)(Lsh (Bits 7 7 CPIPE2s)6)))
      else UNK
    )
  )
)

```

```

(defnode smOPCODE2
  (depends CPIPE2s)
  (line 2 CPIPE2s<5> CPIPE2s<7>)
  (doc "same as OPCODE2 but for jumps and calls only")
  (update
    (If (numberp (Plus (Bits 5 5 CPIPE2s)(Lsh (Bits 7 7 CPIPE2s) 1)))
      then (numtosymbopcode (Plus (Bits 5 5 CPIPE2s)(Lsh (Bits 7 7 CPIPE2s) 1)))
      else UNK)))
)

```

;NOTE: Bit 31 of the incoming instructin is checked by the illegal
; opcode logic to be certain it is a 0.

```
; The easy way to do the following node is to just set this node high
; when OPCODE1 goes unknown, but that would not allow for expansion into
; a PLA
```

```
(defnode pillegalopc
  (depends OPCODE1 smOPCODE1 CPIPE1s)
  (doc "illegal opcode signal that is a direct output of illpla")
  (class illpla external)
  (update
    (Or (numbtosymb (Bits 9 9 CPIPE1s)) ;instr bit 31
      (Not (Or (Memq OPCODE1
        '(flush ret0 ret1 ret2 ret3 ret4
          ret5 ret6 ret7 SKIP TRAP
            load7 load6 load5 load4 load3 load2 load1 load0
              store7 store6 store5 store4 store3 store2 store1 store0
                srl sra insert extract add sll sub xor and or skip
                  trap1 trap2 trap3 trap4 trap5 trap6 trap7 load loadm
                    loadc store storem))
          (Memq smOPCODE1 '(call jmp))))))
  )
)
```

```
(defnode illegalopc
  (depends phi3)
  (update
    (If3way phi3
      pillegalopc
      illegalopc
      UNK)))
```

```
(defun Memq (item list) ;same function as LISP memq, except that
;it is 3 valued (UNK ON OFF)
(cond ((unknownp item) UNK)
      ((memq item list) ON)
      (t OFF)))
```

```
*****
;
; Numeric to Symbolic opcode correspondence
;
*****
```

```
(setq numericopcenc '( (#o104 flush) (#o140 srl)
  (#o105 TRAP) (#o151 sll)
  (#o106 SKIP) (#o142 sra)
  (#o144 xor)
  (#o110 ret0) (#o146 and)
```

```

:#0111 ret1) (#0147 or)
:#0112 ret2)
:#0113 ret3) (#0120 skip)
:#0114 ret4) (#0121 trap1)
:#0115 ret5) (#0122 trap2)
:#0116 ret6) (#0123 trap3)
:#0117 ret7) (#0124 trap4)
:#0125 traps) (#0125 traps)
:#0150 add) (#0126 trap6)
:#0152 sub) (#0127 trap7)
:#0154 extract)
:#0156 insert)
:#0160 load0) (#0170 store0)
:#0161 load1) (#0171 store1)
:#0162 load2) (#0172 store2)
:#0163 load3) (#0173 store3)
:#0164 load4) (#0174 store4)
:#0165 load5) (#0175 store5)
:#0166 load6) (#0176 store6)
:#0167 load7) (#0177 store7)
:#0130 store) (#0134 load)
:#0132 store) (#0135 loadc)
:#0136 loadm)
:#0001 jmp)
:#0000 call)))
(defun numtosymbopcodes(s) ;opcode is given in octal
  (let ((x (assq s numericopenc)))
    (if x then (cadr x) else (if (not (numberp s)) then s else 'undf))))
jmp really occupies opcode space 04x, 05x, 06x, 07x
;
call really occupies opcode space 00x, 01x, 02x, 03x
;

```

```

;*****
;
; SOAR A, B, D, L, S and DATABUSin bus descriptions      PFF
;
; 7 nodes
;
; Instead of using the mysterious affects clause to update
; busses, simply define a bus as a node with infinite capacitance
; (memory), and list all the sources to the bus here.
; NOTE: if any of the sources to the bus should be changing while
; it is driving the bus (this is generally true if the
; source is some block of combinational logic(SXT), or if a
; latch is fall through) , that node must
; be put in the depends list to insure that it is placed on
; the eventq and evaluated before the bus is.
;
;*****

```

```

;*****
; busD
;
; note: master of PC opens on phi3, but slave doesn't open until
; phi1, so PCtobusD should enable stable slave data.
;
; DSTtobusD   active on   phi3 (phi2 for forwarding)
; readPCtoA   "           phi2
; readTBtoA   "           phi2
; readSWPtoA  "           phi2
; lastPCtobusD "          phi3
;
;*****

```

```

(defnode busD
  (depends phi1 DSTtobusD readPCtoA readTBtoA readSWPtoA
    lastPCtobusD ) ;muxedDST PCs lastPCs TBs omitted
  (doc "The D bus, precharged on phi1, mainly used as a result write path")
  (update
    (conflict phi1 DSTtobusD readPCtoA readTBtoA readSWPtoA ; only one can
      lastPCtobusD ) ; be busy at once
    (If3way phi1
      -1 ;precharge
      (If3way DSTtobusD ;no need for precharge check, strong drivers
        muxedDST ;write ALU result or forward
        (If3way readPCtoA
          (Logand busD PCs) ;read PC

```

```

;use Logand as bus tie is only
;a pulldown
(If3way lastPCtobusD
  lastPCs      ;save PC on a call
;strong drivers!!!!!!
(If3way readTBtoA
  (Logand busD TBs)      ;read TB
  (If3way readSWPtoA
    (Logand SWPs busD);read SWP
    busD ;retain old value
    UNK
  )
  UNK
)
  UNK
)
  UNK
)
  UNK
)
  UNK
)
  UNK
)
)
)

```

```

;*****
; bus B
; SRC2 bus through register file. This bus receives
; complimented data from/for reg read/writes
;
; readRFaccessB " phi2
; busDtobusB " phi3
; LOADLtobusB " phi2,phi3
;
;*****

```

```

(defnode busB
  (depends readRFaccessB busDtobusB LOADLtobusB busD
    phi1 RFinmuxB) ;LOADLs omitted
  (doc "the B bus, precharged on phi1, mainly used for operand reads
    and writes")
  (update
    (conflict phi1 busDtobusB LOADLtobusB)
    (If3way (And readRFaccessB (Or busDtobusB LOADLtobusB))
      (warning "illegal source to busB during read")
      OFF
      UNK)
  )
)

```

```

(If3way phi1
  -1          ;precharge
  (If3way busDtobusB ;strong drivers
    (Comp busD) ;reg write
    (If3way readRFAccessB
      (If (numberp RFinmuxB)
        then
          (Logand busB (Comp (rf RFinmuxB))) ;Reg read
        else UNK)
      (If3way LOADLtobusB ;write LOAD/PTRtoREG store data
        ;into reg file
        (Comp LOADLs) ;strong drivers!!!
        busB          ;retain old value
        UNK)
      UNK)
    UNK)
  UNK)))

;*****
; bus A
;   XREG or SRC1 bus through register file
;
; readRFAccessA active on phi2
; busDtobusA      "      phi3
; SHBtobusA      "      phi2
; SHAtobusA      "      phi2
; LOADLtobusA    "      phi2,phi3
; busStobusA     "      phi2
;
;*****

(defnode busA
  (depends phi1 readRFAccessA busDtobusA SHBtobusA SHAtobusA
    busD busS RFinmuxA LOADLtobusA busStobusA Azero)
  (doc "the A bus, precharged on phi1, mainly used for operand reads/writes ")
  (update
    (conflict phi1 busDtobusA SHBtobusA SHAtobusA LOADLtobusA busStobusA)
    (If3way (And readRFAccessA
      LOADLtobusA)
      (warning "illegal source to busA during read")
      OFF UNK)
    (If3way phi1
      -1          ;precharge
      (If3way Azero
        0
        (If3way busDtobusA
          busD          ;reg write

```

```

      (If3way SHBtobusA
        (Logand busA SHB) ;read shadow register
      (If3way busStobusA
        (Logand busS busA)
      (If3way SHAtobusA
        (Logand busA SHA)
    (If3way readRFaccessA
      (If (numberp RFinmuxA)
        then (Logand busA (rf RFinmuxA))
        else UNK)
          (If3way LOADLtobusA
            LOADLs
            ;strong drivers!!!
            busA
            ;retain old value
            UNK)
            UNK)
          UNK)
        UNK)
      UNK)
    UNK)
  UNK)
  UNK))))

```

```

;*****
;
; Bus L
;
;   This is the bus on which data leaves or enters the processor.
;   Ideally, the A or B bus should be used for this, with data
;   entering and leaving on the left side of the register file array.
;   This scheme would be OK if it weren't for the nasty store instruction.
;   Stores require a SRC , a register, and an immediate offset all
;   to be read out during phi2 of the second cycle. The only way to
;   accomplish this is to have the A bus provide the SRC to the SRC
;   latch, the B bus provide the register to the INB latch, and a third
;   bus (the L bus) provide the immediate data to the INB latch.
;
;   SXTtobusL      active on   phi2,phi3
;   LOADLtobusL    active on   phi2-phi3 ;for stores
;
;*****

```

```

(defnode busL
  (depends SXTtobusL LOADLtobusL phi1 phi2 ) ;SXT LOADLs omitted
  (doc "the L bus, precharged on phi1, used for getting data in and out
    of the main data path")
  (update

```



```
(conflict phil SXTtobusL LOADLtobusL )
(If3way phil
  -1      ;precharge
  (If3way SXTtobusL
    (Logand SXT busL)      ; immediates (on phi2)
    (If3way (And Azeroforce phi2) ;calls, jumps
      (Logand DIL busL)
      (If3way LOADLtobusL
        (Logand busL LOADLs)      ;stores
        busL      ;retain
        UNK
      )
    )
  )
  UNK
)
  UNK
)
  UNK
)
  UNK
)
)
)
```

```
*****
;
;
; S BUS
;
; S bus is used to get special registers CWP, PSW, shDST & shOPC
; into the datapath on reads. It dumps onto the A bus. These special
; registers can therefore be used with immediates.
;
```

```
(defnode busS
  (depends readCWPtoA readPSWtoA phi1) ;PSW, CWPm shOPC, shDST
  ;omitted
  (doc "special register read bus")
  (update
    (If3way phil
      -1      ;precharge
      (If3way readCWPtoA
        (Logand busS (Lsh CWPm 4))
        (If3way readPSWtoA ;get PSW shOPC and shDST
          (Logand busS
            (Logor (Lsh PSW 5)
              (Logor (Lsh shOPC 8) shDST)))
          busS
          UNK
        )
      )
    )
  UNK
)
```

```

    )
  UNK
  )
)
)

```

```

;*****
;
;
; Databus In
;
; Note: the phi3 dependence is not really necessary, it is just included
;       because read data is not expected to become valid until some
;       time in phi3.
;

```

```

(defnode IN
  (depends phi3 RD_WR extaddrmux phi1 phi2)
  (update
    (If3way (And phi3 RD_WR)
      (memory_read extaddrmux)
      IN
      UNK)))

```

```

(defnode DATABUSin
  (depends phi1 phi2 phi3 RD_WR busL IN)
  (update
    (If3way (Not RD_WR)
      busL
      (If3way RD_WR
        IN
        DATABUSin
        UNK)
      UNK)
  )
)
)

```

```

;*****
;
; SOAR datapath (excluding register file & ALU)   JMP, PFF
;
;*****

;*****
; ALU input latches (A and B)
;
; INBm now feeds the alu logic (the slave latch has been bypassed)

; don't open up INBm during load/store multiple so that an arbitrary
; EA decrement can be retained (very useful for Bit BLT)

(defnode INBm
  (depends phi3 phi2 busL busB busLtoINB busBtoINB)
  (doc "ALU input register B master. Loaded on phi2, refreshed from slave
    on phi3. If SXT is being dumped onto the L bus, then INB must be
    the destination ")
  (update
    (conflict busLtoINB busBtoINB)
    (If3way phi3
      INBm      ;refresh
      (If3way busLtoINB
        busL ;take immediate data, or new pc value (-1) on calls
        ; and jumps
        (If3way busBtoINB
          (Comp busB);take read data and true the inverted bus
          INBm      ;retain old value
          UNK)
        UNK)
      UNK)))

(defnode INAm
  (depends phi3 busA busAtoINA busDtoINA busD)
  (doc "ALU input register A master, loaded on phi2, refreshed on phi3")
  (update
    (conflict busAtoINA busDtoINA)
    (If3way phi3
      INAm      ;refresh
      (If3way busAtoINA
        busA ;take read data
        (If3way busDtoINA
          busD
          INAm
          UNK)

```

UNK)
UNK)))

```

;*****
;DST latch loaded from ALU on phi3. Must source write date during the
; following phi3. So master loads on phi3, slave loads on phi1,
; refresh on phi2.
;
; The DST latch provides the register address for PTR to REGISTER
; addressing in the CWP logic.
;

```

```

(defnode DSTm
  (depends ALU phi3 phi2) ;WAIT DSTs omitted
  (doc "Destination latch. Holder of ALU results generated during phi3,
    to be written to the register file during the following phi3")
  (update
    (If3way phi2
      DSTs ;refresh
      (If3way (And phi3 (Not WAIT))
        ALU
        DSTm
        UNK)
      UNK)))

```

```

(defnode DSTs
  (depends phi1) ;DSTm omitted
  (update
    (If3way phi1
      DSTm ;take master date
      DSTs
      UNK
    )))

```

```

(defnode muxedDST
  (depends nillonreturn DSTs)
  (doc "mux which selects between the DSTs and the nill value
    to be driven onto the D bus through the DST push pull
    drivers")
  (update
    (If3way nillonreturn
      (Lsh 11 28)
      DSTs
      UNK)))

```

```

;*****
; The A and B bus shadow registers

```

```

;
; The B bus shadow register should also shadow the L bus when
; an immediate value is used.
;

```

```

(defnode SHB
  (depends busB phi1 busL busLtoSHB busBtoSHB)
  (doc "bus B shadow register, master loaded on phi2 or phi3,
    refresh on phi1")
  (update
    (conflict busLtoSHB busBtoSHB)
    (If3way phi1
      SHB ;refresh
      (If3way busLtoSHB
        busL ;take bus data
        (If3way busBtoSHB
          (Comp busB) ;remember B is an inverted bus!
          SHB ;retain
          UNK
        )
      )
      UNK
    )
  )
  UNK
)
)
)

```

```

(defnode SHA
  (depends busA phi1 busAtoSHA)
  (doc "bus A shadow register, master loaded on phi2 or phi3,
    refresh on phi1")
  (update
    (If3way phi1
      SHA ;refresh
      (If3way busAtoSHA
        busA ;take bus data
        SHA
        UNK
      )
      UNK
    )
  )
)
)
)

```

```

;*****
; The destination field shadow latch
;

```

```

; note: shDST takes DST1s during phi2 as per the generation
;       of busSHADOW
;
;

```

```

(defnode shDST
  (depends phil busSHADOW DST1s writetoPSW) ;RESET DSTs omitted
  (doc "Destination pipe shadow register")
  (update
    (conflict busSHADOW writetoPSW)
    (If3way RESET ;slang hack only so that the "PSW" can be
      ;read and not be UNK. The node does not
      ;actually depend on RESET!!!!
      0
      (If3way phil
        shDST ;refresh
        (If3way busSHADOW
          DST1s
          (If3way writetoPSW
            (Bits 4 0 DSTs)
            shDST
            UNK
          )
          UNK
        )
        UNK
      )
      UNK
    )
  )
)
)
)

```

```

;*****
;
;

```

```

; THE OPCODE SHADOW LATCH
;
;

```

```

; shOPC takes CPIPE1s on phi2 as per the generation of busSHADOW
; grabs bit 30, the % bit, and the 6 bit opcode (same as the lower
; 8 bits of the 9 bit CPIPE1)
;

```

```

(defnode shOPC
  (depends phi3 CPIPE1s busSHADOW) ;RESET omitted
  (update
    (If3way RESET
      0 ;set shOPC and shDST to something initially
      ;so that when the "PSW" is read it will not
      ;be UNK. Purely a SLANG hack. The node
      ;does not physically depend on RESET!!!!
    )
  )
)

```

```

    (If3way phi1
      shOPC      ;refresh
      (If3way busSHADOW
        (Bits 7 0 CPIPE1s) ;don't shadow immediate bit
        shOPC
        UNK
      )
      UNK
    )
  UNK
)
)
)

;*****
; The Data Input and Load data input latches
;
; The DIL holds immediate values, and in the case of call or
; jmp, the 28 bit PC value to be loaded into the PC via the
; ALU
;
; We could pull the upper 21 bits of the DIL from the CPIPE1
; SRC and DST latches (this depends on routing). But since the
; DIL LOADL and SXT are going to be physically placed on the
; left side of the register file a full 28 bit DIL is provided.
;
; since SXTtobusL is only active during phi2 and the only place
; the DIL goes to is the SXT, it is ok for this latch to be
; master only. It shouldn't matter if the
; hardware has a master-slave latch.

(defnode DIL
  (depends CPIPE1load phi2 DATABUSin)
  (doc "Master latch of data/immediate input latch")
  (update
    (If3way phi2
      DIL      ;refresh
      (If3way CPIPE1load
        DATABUSin
        DIL      ;retain
        UNK
      )
      UNK
    )
  )
)
)
)

```

```

; A separate latch for incoming LOAD data must be provided so that
; Instruction and immediate data will not be overridden.
; Since incoming data is latched on phi3 and written to the register
; file on the following phi3, this latch is followed by a phi1 slave
; so that data will not change during the write into the reg file.
;

```

```

(defnode LOADLm
  (depends DATABUSin phi1 busB DATABUSintoLOADL phi2 WAIT)
  (update
    (If3way phi1
      LOADLs1 ;refresh
      (If3way DATABUSintoLOADL
        DATABUSin
        (If3way (And phi2 (Not WAIT)) ;busBtoLOADL
          (Comp busB) ;get possible PTRtoREG data
          LOADLm ;retain
          UNK)
        UNK)
      UNK)))

```

```

(defnode LOADLs1
  (depends phi3 WAIT LOADLm)
  (update
    (If3way (And phi3 (Not WAIT))
      LOADLm
      LOADLs1
      UNK)))

```

```

(defnode LOADLs
  (depends phi1) ;LOADLm omitted
  (update
    (If3way phi1
      LOADLs1 ;take master
      LOADLs ;retain
      UNK)))

```

```

;*****
;SXT sign extend bit 11 of Data Input Latch (DIL)
;
; NOTE: SXT control signals are critical path signals
;

```

```

(defnode SXT
  (depends DIL CPIPE1s storeSXT)
  (doc "sign extend 12 bit immediate held in Data Input Latch

```



```

(DIL),or pass fast shuffle address on through.
strictly combinatorial")
(update
  (If3way storeSXT
    (Logor (Lsh (Bits 22 19 DIL) 28)
      (Logor (Bits 6 0 DIL)
        (If (eq (Bits 18 18 DIL) 1)
          then (Lsh 2097151 7)
          else 0)))
    (Logor (Lsh (Bits 11 8 DIL) 28)
      (Logor (Bits 6 0 DIL)
        (If (eq (Bits 7 7 DIL) 1)
          then (Lsh 2097151 7)
          else 0)))
    ;sign extend bit 7 and
    ;move the upper 4 bits of the constant
    ;into the tag bits
    UNK
  )
)
)

```

```

;*****
;
;PC Program Counter must be master-slave because of the feedback
; path through the incrementer. Master takes data on phi3
; (this is because the ALU can load the PC), slave takes data
; on phi1, refresh on phi2. Also note that the PC can drive
; the Dbus on phi2 (for relative address calculations) and on
; phi3 (for saving the PC value on calls).
;
; NOTE: there is nothing to prevent both the D bus and the ALU
; from inputting simultaneously into the PC! e.g. the user
; could be writing to the PC as a general purpose register,
; at the same time an effective addr is being written.
; ADD R17,R0,R0
; JMP addr
;
; will crash the PC!
;
;

```

```

(defnode PCm
  (depends busD ALU ALUtoPC PCIncr phi2 writetoPC RESET phi3) ;PCs omitted
  (doc "master latch of program counter, master takes ALU or PC+ 1
    on phi3, slave takes master on phi1,
    refresh on phi2")
  (update

```

```

(conflict RESET ALUtoPC writetoPC PCIncr)
(If3way RESET
  #x0ffff0
  (If3way phi2
    PCs ;refresh
    (If3way ALUtoPC
      (Bits 27 0 ALU)
      (If3way writetoPC
        (Bits 27 0 busD)
        (If3way PCIncr
          (Bits 27 0 (Plus PCs 1));else PC<--PC+ 1
          PCm ;retain
          UNK
        )
      )
    )
  )
  UNK
)
  UNK
)
  UNK
)
  UNK
)
  UNK
)
)
)

```

```

(defnode PCs
  (depends phi1) ;PCm omitted
  (update
    (If3way phi1
      PCm
      PCs
      UNK
    )
  )
)
)

```

```

(defnode lastPCload
  (class cpl1 external)
  (depends WAIT OPCODE1)
  (update
    (Not (Or WAIT (Memq OPCODE1 '(TRAP))))))
)

```

```

(defnode lastPCm
  (depends phi2 phi3 WAIT OPCODE1) ;PCs,lastPCs omitted
  (doc "PC chain latch, used solely to recover the PC on calls")
  (update
    (If3way phi2

```

```

    lastPCs    ;refresh
    (If3way (And phi3 lastPCload)
      PCs
      lastPCm  ;retain (Interrlocked)
      UNK)
    UNK)))

(defnode lastPCs
  (depends phi1) ;lastPCm omitted
  (update
    (If3way phi1
      lastPCm
      lastPCs
      UNK
    )
  )
)

;*****
;MAL Memory Address Latch master feeds pads, master can take either
; PCs, ALU, or TRAP vector. Slave takes master on phi1, refresh
; occurs on phi2

(defnode trap
  (class cplal external)
  (depends OPCODE1)
  (update
    (Memq OPCODE1 '(TRAP))))

(defnode MALm
  (depends PctoMAL phi1 trap phi2 phi3 ALUtoMAL PCm ALU);TBs TRAPreason
  ;MALs opcmux omitted
  (doc "Memory address latch master, can take either PCs, ALU, or
    TRAP vector on phi3. Slave takes master on phi1, refresh
    occurs on phi2")
  (update
    (conflict phi2 ALUtoMAL PctoMAL)
    (If3way phi2
      MALs          ;refresh
      (If3way (And trap phi3)
        (Logor (Lsh (Bits 27 10 TBs) 10)
          (Logor (Lsh TRAPreason 6)
            (Bits 5 0 shOPC))))          ;form trap vector
      ;[TB base:reason:opcode]
      (If3way ALUtoMAL
        (Bits 27 0 ALU) ;take EA
        (If3way PctoMAL

```

```

        PCm  ;take PC + 1 (master !)
        MALm ;hold old value
        UNK
    )
    UNK
)
    UNK
)
    UNK
)
)
)

(defnode MALs
  (depends MALm)
  (update
    MALm))

;*****
;TB  Trap vector base address. This is necessarily a pseudo-static
;    latch because of the need to hold its value over a long period
;    of time. This is in addition to making all latches pseudo
;    static for chip testability (& ability to WAIT the chip).
;    Master loaded on phi3, slave loaded on phi1, refresh on phi2.

(defnode TBm
  (depends phi2 busD writetoTB) ;TBs omitted
  (doc "Trap vector base address latch master. Loaded on phi3 from
    the D bus, slave loaded on phi1 from the master, refresh
    occurs on phi2")
  (update
    (If3way phi2
      TBs      ;refresh
      (If3way writetoTB
        (Lsh (Bits 31 10 busD) 10) ;load new base addr
        TBm    ;retain
        UNK
      )
    )
    UNK
  )
)

(defnode TBs
  (depends phi1) ;TBm omitted
  (update
    (If3way phi1

```

```

    TBm      ;take master
    TBs      ;retain
    UNK
  )
)
)

;*****
; PSW  Program Status Word
;       PSW is currently only 2 bits
;       PSW<0> Software Interrupt Enable
;       PSW<1> External Interrupt Enable

(defnode PSW
  (depends phi2 writetoPSW phi3 trap RESET) ;DSTs enableINTS omitted
  (update
    (conflict writetoPSW enableINTS trap RESET)
    (If3way
      phi2
      PSW      ;refresh
      (If3way
        writetoPSW
        (Bits 6 5 DSTs)
        (If3way enableINTS
          (Logor PSW 2)
          (If3way (And phi3 trap)
            (Logand PSW 1) ;disable interrupts, we don't care
            ;about the other 30 bits
            (If3way (And phi3 RESET) ;disable on power up
              0 ;can't use logand as above as logand
              ;with UNK is UNK
              PSW
              UNK
            )
          )
        )
      )
    )
  )
  UNK
)
  UNK
)
  UNK
)
  UNK
)
)
)
)

;*****
; SWP  Saved Window Pointer. Full 28 bit pointer

```

```

; Master open on phi3, slave takes master on phi1, refresh on phi2
; SWP is never read on phi2, but is saved into a reg file register
; on phi3 and is written into from the DST latch on phi3

```

```

(defnode SWPm
  (depends busD phi2 writetoSWP) ;SWPs omitted
  (doc "master latch of saved window pointer.")
  (update
    (If3way phi2
      SWPs ;refresh
      (If3way writetoSWP
        busD
        SWPm ;retain
        UNK
      )
    )
  )
  UNK
)
)

```

```

(defnode SWPs
  (depends SWPm)
  (update
    SWPm))

```

```

;*****
;Pointer to Register detect logic
; This logic consists of a subtractor to compare the SWP and the MALs
;  $(MSWP\langle 27:4\rangle - MALs\langle 27:4\rangle - 1)\langle 27:7\rangle = 0$  and  $MALs\langle 3\rangle = 1$ 
;
; This signal must be valid prior to phi3!!!
;

```

```

(defnode pPTRtoREG
  (depends MALs SWPs )
  (doc " Pointer to Register detection logic. Compares MAL to SWP using
    a subtractor, checks to see if contents of MAL is a context
    object")
  (update
    (If (or (unknownp MALs)(unknownp SWPs)) then UNK
      else
        (If (and (equal (Bits 23 3
          (diff (Bits 27 4 SWPs)
            (Bits 27 4 MALs)
            1))
          0)
          (equal (Bits 3 3 MALs) 1))
        )
    )
  )
)

```

```

        then ON else OFF))
    )
)

(defnode PTRtoREG
  (depends phi2)
  (update
    (If3way phi2
      pPTRtoREG
      PTRtoREG
      UNK)))

;*****
; BYTE INSERT/EXTRACT
;
; INSERT: Destination byte determined by bits 0 and 1 of S2
;         takes upper byte of source, other bits zeroed.
;
; EXTRACT: Upper byte of destination takes byte of source determined by
;          lower 2 bits of S2. Other bits zeroed.
;
; NOTE: that the master outputs of the input latches are used. This allows
;       data to setup to the carrychain before phase three.
;

(defnode byteEX/INS
  (depends INAm INBm byteEX byteINS EX_INSpass )
  (doc "Upper word of byte extractor/inserter, strictly combinatorial,
        passes data through unchanged if EX/INSpass == 1")
  (update
    (conflict byteEX EX_INSpass )
    (setq byteno (Plus (Bits 0 0 INBm) (Times (Bits 1 1 INBm) 2)))
    (If3way EX_INSpass
      INAm          ;pass
      (If3way byteEX
        (Bits (Minus (Times (Plus 1 byteno) 8) 1)
              (Times byteno 8) INAm)
        ; Extract to low byte, upper three bytes zeroed
        (If3way byteINS
          (Lsh (Bits 7 0 INAm) (Times byteno 8)) ;Insert low
          ;byte of INA into the specified byte of
          ;the dest register. All other bytes
          ;are zeroed
          byteEX/INS
          UNK
        )
      )
    )
  )
)

```

UNK

)
UNK

)
)

(11/11/11)

(11/11/11)
(11/11/11)
(11/11/11)
(11/11/11)
(11/11/11)
(11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)

(11/11/11) (11/11/11) (11/11/11) (11/11/11) (11/11/11)


```

;*****
;
; SOAR alu description                JMP, PFF
;
; xx nodes
;
; This is borrowed from the RISCII description with significant
; changes. Inputs are taken from the byte extractor/insertter
; as well as the INB input latch.
;
;*****

; Note:
; BUS VALUES ARE ACTUAL VALUES, REGARDLESS OF BUS POLARITY.
; CONTROL-SIGNAL VALUES ARE SYMBOLIC, ASSUMING POSITIVE
; POLARITY; ACTUAL VALUES ARE THE INVERSE OF THE
; SYMBOLIC ONES FOR SIGNALS OF NEGATIVE POLARITY.
; busEXT has symbolic values.

```

```

;-----
;----- BIprocessed
;-----
;

```

```

(defnode pBIprocessed
;      (class polarity 1)
(depends selBIbar INBm )
(update
  (If3way selBIbar
    (Comp INBm)
    INBm
    UNK)))

```

```

(defnode BIprocessed
(depends pBIprocessed CPIPE1s)
(update
  (Logand (Comp (Lsh (Bits 6 6 CPIPE1s) 31)) pBIprocessed)))

```

```

(defnode AIprocessed
(depends byteEX/INS)
(update byteEX/INS))

```

```

;-----

```

```

;----- carrychain
;-----

```

```

(defnode carrychain
  (doc "the carry-chain status: (CIN0 AI BI); ON: prech.; other: used")
  (depends prechCCH aluCINbar Aprocessed Bprocessed)

```

```

; the value of this node may be ON, UNK, or a list of
; length 3. It may be ON for a fully precharged
; carry chain, (ON AI BI) or (OFF AI BI) for
; a carry-chain that has been discharged by the
; corresponding inputs, or UNK for a carry-chain
; containing garbage.

```

```

(update
  (cond ((and (onp prechCCH) (onp aluCINbar))
    ON)
    (t
      (cond ((or (eq carrychain 'ON)
        (equal carrychain
          '(,aluCINbar ,Aprocessed,Bprocessed))
        (equal carrychain
          '(ON ,Aprocessed,Bprocessed)))
        '(,aluCINbar ,Aprocessed,Bprocessed))
        (t
          UNK))))))

```

```

;-----
;----- aluSUM
;-----

```

```

(defnode aluSUM
  (doc "Aprocessed + Bprocessed + aluCIN")
  (depends Aprocessed Bprocessed CPIPE1s selaluSLL
    carrychain prechCCH aluCINbar aluCINtrue)
  ; (class polarity 1)
  (update
    (cond ((or (onp prechCCH)
      (onp (Not (Xor aluCINtrue aluCINbar))))
      (not (equal carrychain
        '(,aluCINbar ,Aprocessed ,Bprocessed))))
      'UNK)
    (t
      (If (and (onp selaluSLL) (equal (Bits 6 6 CPIPE1s) 1)) ;leave
        ;bit 31 0 on a left shift of a smallint
        then (Logand (Comp (Lsh 1 31)) (Plus (Plus
          Aprocessed Bprocessed)

```

```

(symbtonumber aluCINtrue)))
else (If (and (numberp Aprocessed)(numberp Bprocessed))
      then (+ Aprocessed Bprocessed ;use + so that a
            ;fixnum will always result
            (symbtonumber aluCINtrue))
      else UNK))))))

```

```

;-----
(defnode aluZout
  (doc "signal which indicates aluresult is zero. Used as an
        input into condpla")
  (depends ALU)
  (update
    (Equal ALU 0)
  )
)

```

```

;-----
;----- ALU, ALUtoD
;-----

```

```

(defnode pALU
  (doc "the output of the ALU (combinational node -- no latch)")
  (depends aluSUM Aprocessed Bprocessed shiftAbus30 shiftAbus31
          selaluSUM selaluXOR selaluOR selaluAND aluselSR
          passALU )
  (update
    (conflict selaluSUM selaluXOR selaluOR selaluAND aluselSR
            passALU)
  )
  (If3way
    selaluSUM
    aluSUM
  )
  (If3way
    selaluXOR
    (Logxor Aprocessed Bprocessed)
  )
  (If3way selaluOR
    (Logor Aprocessed Bprocessed)
  )
  (If3way selaluAND
    (Logand Aprocessed Bprocessed)
  )
  (If3way aluselSR ;Or of selaluSRL selaluSRA
    (Logor
      (Logand (Comp (Lsh 3 30)) ;just to be safe
              (Lsh Aprocessed -1))
      (Logor (Lsh (symbtonumber shiftAbus30) 30)
             (Lsh (symbtonumber shiftAbus31) 31)))
    )
  )

```

```

                (If3way passALU ;pass byte insert/ext data
                 Alprocessed
                 UNK
                 UNK)
            UNK)
        UNK)
    UNK)
UNK)))

```

```

(defnode ALU
  (depends pALU CPIPE1s)
  (update
    (Logand (Comp (Lsh (Bits 6 6 CPIPE1s) 31)) pALU)))

```

```

;-----
;----- control of CARRY-CHAIN
;-----

```

```

(defnode prechCCH
  (doc "control: precharge the carry-chain")
  (depends phi2 phi3)
  ; (class polarity 1)
  (update
    (If3way phi2
      ON
      (If3way phi3
        OFF
        prechCCH
        UNK)
      UNK)))

```

```

;
; Since there is no carry PSW bit, carryin must be explicitly controlled
; by the opcode
;

```

```

(defnode aluCINbar
  (doc "ALU CINbar. Must be high while prechCCH. Slang val.= real val.")
  (class xcplal external)
  (depends phi3 OPCODE1 smOPCODE1)
  (update
    (Or (Not phi3) (Not (Or (Memq OPCODE1 '(sub loadm storem
      load7 load6 load5 load4 load3 load2 load1
      store7 store6 store5 store4 store3 store2 store1
      skip trap1 trap2 trap3 trap4
      trap5 trap6 trap7))

```

```

                (Memq smOPCODE1 '(call jmp))))))
        )
    )

(defnode aluCINtrue
  (doc "ALU carry-in. Whatever when prechCCH; (Not aluCINbar) when op")
  (depends aluCINbar )
  (update
    (Not aluCINbar)))

;-----
;----- control of ALU OUTPUT-MUX
;-----

(defnode selaluSUM
  (doc "control: select aluSUM for output of the ALU (default mode)")
  (class xcplal external)
  (depends EX_INSpass selaluXOR selaluOR selaluAND aluselSR)
  (update
    (Not (Or (Not EX_INSpass) selaluXOR selaluOR selaluAND aluselSR))))

;-----

```

```

;*****
;
; SOAR register file and register file decoding      JMP, PFF
;
;*****
;----- Register window decoding function
;-----

; Registers that formerly were accessed using the GET and PUT instructions,
; are now treated as general purpose registers (with some limitations).
; The CWP, SWP, PC, PSW, shDST, SHA, SHB, and TB are assigned global register
; numbers as follows;
;
;      "R0"      16      read/write
;      PC        17      read/write
;      SHB       18      read/write
;      SHA       19      read/write
;      SWP       20      read/write
;      TB        21      read/write
;      CWP       22      read/write
;      shDST PSW [OPC] 23      read/write (read OPC only)
;
; while regdecode can handle any reg # between 0 and 31, the
; selection of CWP-1 has already been done so that regdecode
; should now only decode regs > 15 and between 8 and 15.

(defun regdecode (wn rn)
; This function takes a window number (0,...,7) and
; a register number (0,...,31), and translates them
; into a "physical register number" (0,...,79).
;      (8 * 8 windows) + 16 globals = 80
; The registers are:
; 15,...,8: overlap with caller (highs)
; (caller window is current window + 1 modulo 8);
; 7,...,0: overlap with callee (lows);
; 31,...,16: global.

(cond ((or (not (numberp rn)) (lessp rn 0) (greaterp rn 31)) ; bad rn
      'UNK)
      ((greaterp rn 15) ; global
       (diff rn 16))
      ((or (not (numberp wn)) (lessp wn 0) (greaterp wn 7)) ; bad wn
       'UNK)
       ((and (eq wn 7) (greaterp rn 7))
        (plus rn 8))
       ((lessp rn 16) ; window

```

```
(plus (times wn 8) rn 16))
(t 'UNK))) ;just in case
```

```
;
; Note that SOAR has no locals!
```

```
-----
;----- RAdecoded, RBdecoded, RDdecoded
-----
```

```
; the selection of CWP or CWP-1 is done here based on bit 3 of the
; incoming reg# to more closely model the physical implementation.
```

```
(defnode RBdecoded
  (doc "the decoded reg-B address; may be: UNK, 0, 1, ..., 79")
  (depends SRC2m1 CWPm decodeEA DSTm cwpmMinus1)
  (update
    (If3way decodeEA ;if on, then load EA incase of possible
      ;ptr to reg store
      (If (unknownp DSTm) then UNK
        else (regdecode ;don't bother checking to see if DSTm<3> = 1
          ;as the CWP flip is automatic
          (Bits 6 4 DSTm)
          (Bits 3 0 DSTm)))
      (If (or (unknownp CWPm)(unknownp SRC2m1)) then UNK
        else (regdecode
          (If (eq (Bits 3 3 SRC2m1) 1)
            then CWPm
            else cwpmMinus1) ;select CWP-1 for lows
          (If (eq (Bits 4 4 SRC2m1) 1)
            then SRC2m1 ;global
            else (+ (Logand SRC2m1 #o27) 8)))) ;add 8 if
          ;0 <= SRC2m1 < 7
          UNK
        )
      )
  )
)
```

```
(defnode RAdecoded
  (doc "the decoded reg-A address; may be: UNK, 0, 1, ..., 79")
  (depends SRC1m1 CWPm cwpmMinus1)
  (update
    (If (or (unknownp CWPm)(unknownp SRC1m1)) then UNK
      else (regdecode
        (If (eq (Bits 3 3 SRC1m1) 1)
          then CWPm
          else cwpmMinus1)
        (If (eq (Bits 4 4 SRC1m1) 1)
```

```

        then SRC1m1 ;global
        else (+ (Logand SRC1m1 #o27) 8))) ;add 8 if
;0 <=SRC1m1 < 7
)
)

```

```

(defnode RDdecoded
(doc "the decoded DESTreg address; may be: UNK, 0, 1, ..., 79")
(depends DST2s CWP's decodeEA DSTs cwpMinus1 )
(update
(If3way decodeEA ;if on, then load EA incase of possible
:ptr to reg store
(If (unknownp DSTs) then UNK
else (regdecode ;don't bother to make sure DSTS<3> = 1 as
;the CWP flip is automatic
(Bits 6 4 DSTs)
(Bits 3 0 DSTs)))
(If (or (unknownp CWP's)(unknownp DST2s)) then UNK
else (regdecode
(If (eq (Bits 3 3 DST2s) 1)
then CWP's
else cwpMinus1) ;select CWP-1 for lows
(If (eq (Bits 4 4 DST2s) 1)
then DST2s ;global
else (+ (Logand DST2s #o27) 8))) ;add 8 if
;0 <= SRC2s < 7
UNK
)))

```

```

(defnode RFinmuxA
(depends RAdecoded RDdecoded phi2 phi3)
(doc "mux to select between decoded read or write addresses")
(update
(If3way phi2
RAdecoded
(If3way phi3
RDdecoded
RFinmuxA
UNK)
UNK)))

```

```

(defnode RFinmuxB
(depends RBdecoded RDdecoded phi2 phi3)
(doc "mux to select between decoded read or write addresses")
(update
(If3way phi2
RBdecoded

```



```

(If3way phi3
  RDdecoded
  RFinmuxB
  UNK)
UNK)))

```

```

;-----
;----- the REGISTER FILE
;-----
;
;
;

```

```

(defnode regfile
  (doc "the register-file; actual contents are in the array rf")
  (depends phi3 writeRFaccess busA busB RFinmuxA RFinmuxB)
  (init (array rf t 80) ;t means type string
    (prog (i)
      (store (rf 0) 0)
      (setq i 1)
      loop ; initialize rf[i] = 1000*i + 13 ???
      (store (rf i) 'UNK)
      (setq i (1+ i))
      (cond ((lessp i 80) (go loop))))))
  (update
    (If3way writeRFaccess ;only valid during phi3
      (progn
        (If (and (equal (Comp busA) busB) ;cond probably not necess
              (equal RFinmuxA RFinmuxB) ;only write to one reg!
              (numberp RFinmuxB)) ;lets be cautious
          then
            (store (rf RFinmuxB) (Comp busB))
            (store (rf 0) 0))) ;keep "R0" 0
        regfile
        (warning "REGISTER-FILE: writeRFaccessx is UNK!!!")
      )
    )
  )
)

```

```

; since some of the above parameters (RFinmuxA busA etc.) can have intermediate
; values during phi3 which could result in false error messages, an error node
; is created which is delayed one clock phase.
; The following nodes are for error detection in the simulation only

```

```

(defnode rfwerr
  (depends regfile phi3)
  (update
    (If3way phi3

```

```

(If (or (and (equal (Comp busA) busB) ;cond probably not necess
        (equal RFinmuxA RFinmuxB) ;only write to one reg!
        (numberp RFinmuxB)) ;lets be cautious
        (and (equal RFinmuxA 0)(equal RFinmuxB 0))) ;don't flag an
;error if the write is to RO. This way
;the busDtobusA and busDtobusB control
;signals won't have to include the
;flush opcode in their definitions.

```

```

    then OFF else ON)

```

```

OFF

```

```

UNK

```

```

)

```

```

)

```

```

)

```

```

(defnode rfwerrcheck
  (depends phil) ;rfwerr omitted
  (update
    (If3way (And phil rfwerr)
      (warning "Error on register file write")
      OFF
      UNK
    )
  )
)

```

```

(defnode SRC1equal16
  (class apla internal)
  (depends SRC1s)
  (update
    (Equal SRC1s 16)))

```

```

(defnode readRFaccessA
  (depends phi2 ) ;SRC1specreg SRC1equal16 SRC1equalDST2 SRCvalid
;DSTvalid omitted
  (class apla external)
  (doc "drive the word lines with the decoded register address if
    there is no register forwarding")
  (update
    (And phi2
      (Not Azeroforce)
      (Not (And (Not SRC1equal16)
        SRC1equalDST2
        DSTvalid SRCvalid))) ;forwarding
    )
)

```

```

)

(defnode SRC2equal16
  (depends SRC2s)
  (doc "when is the SRC2 pointing to R0")
  (update
    (Equal SRC2s 16)
  )
)

(defnode readRFaccessB
  (depends phi2) ;SRC2equalDST2, SRC2equal16, SRCvalid DSTvalid omitted
  (class apla external)
  (doc "drive the word lines with the decoded register address if
    there is no register forwarding")
  (update
    (And phi2
      (Not AIzeroforce)
      (Not (And (Not SRC2equal16) SRC2equalDST2 DSTvalid SRCvalid)))
    ;forwarding
  )
)

(defnode writeRFaccess2
  (depends OPCODE2 smOPCODE2)
  (class cpla2 external)
  (doc "drive the word lines with the decoded register address
    unless the instruction is
    one which does not do a register write in the third cycle.")
  (update
    (Not (Or (Memq OPCODE2 '(store storem ret0 ret1
      store7 store6 store5 store4 store3 store2
      store1 store0 load loadc loadm
      trap1 trap2 trap3 trap4 trap5 trap6 trap7
      ret4 ret5 flush skip SKIP))
      (Memq smOPCODE2 '(jmp))))
    ;but do allow register nill
  )
)

(defnode writeRFaccess
  (depends phi3)
  (update
    (And phi3
      (Or writeRFaccess2 STOREwrite))
  )
)

```

```

;*****
;
; Function to null registers on a return (null the callee's lows)
; simulation of register nilling capability in the reg file

(defnode nullregs
  (depends phi3) ;nillonreturn omitted
  (update
    (If3way (And phi3 nillonreturn)
      (prog
        (cntr)
        (setq cntr 0)
        loop
        (If (equal cntr 6) then (return)) ;null 0 through 6
        (If (numberp CWP)
          then (store (rf (regdecode CWP) cntr)) (Lsh 11 28)) ;null
          ;regs by putting an
          ;Emeritus tag on zero.
          else (return))
        (setq cntr (plus cntr 1))
        (go loop))
      OFF
      UNK
    )
  )
)

;*****
; CWP logic
;
; The CWP logic consists of a master slave main CWP
; A mux directs either bits 6-4 of the DSTs,
; CWP-1, or CWP+ 1 into the CWP.
; The DSTs bits are directed into the CWP when the CWP is written
; to as a general purpose register. The DSTs bits are also selected
; (instead of the CWP) for input into the decoders whenever there
; is a data access cycle (to prepare for a possible PTRtoREG load
; or store.)
; The CWPm takes CWP-1 on a call or trap; and takes CWP+ 1
; on a ret or reti. Loading the CWPm for these instructions occurs on
; phi3 of the second cycle of the instruction. CWP must not change until
; phi1 of the third cycle as there is a result write to be done in the
; old window during phi3 of the second cycle.

(defnode CWPm
  (depends writetoCWP RESET changeCWP CWP) changedCWP phi3)

```

```

(doc "master latch of CWP")
(update
  (conflict changeCWP writetoCWP )
  (If3way RESET ;for simulation purposes only!!!!
    7
    (If3way (And phi3 (Not (Or changeCWP writetoCWP))))
      CWP ;refresh
      (If3way changeCWP
        changedCWP
        (If3way writetoCWP ;note: this signal is already
          ;predicated on phi3
          (Bits 6 4 DSTs) ;CWP is DST field of instr
          CWPm
          UNK)
          UNK)
          UNK)
          UNK)
    ))
)

(defnode CWP
  (depends CWPm phi2)
  (update
    (If3way (And phi2 (Not TRAP)) ;CWPstep
      CWPm
      CWP
      UNK)))
)

(defnode changedCWP
  (depends CWP changeCWP2t)
  (doc "this is the incremter/decremter that increments on reti,
    decrements on calls, and otherwise makes CWP-1 available
    for decoding")
  (update
    (If3way changeCWP2t ; CWPincr
      (If (equal CWP 7) then 0
        else (Plus CWP 1))
      (If (equal CWP 0) then 7
        else (Minus CWP 1))
      UNK
    )
  )
)

(defnode cwpMinus1
  (depends CWP)
  (update
    (If (equal CWP 0) then 7

```

else (Minus CWPm 1))))

```
(defnode cwpmMinus1
  (depends CWPm)
  (update
    (If (equal CWPm 0) then 7
        else (Minus CWPm 1))))
```

```

*****
;
; SOAR control description                               JMP
;

```

```

*****
; SOAR Control Description
;

```

The control pipeline in SOAR is a two stage pipeline. Each stage in the pipe consists of a master-slave pseudostatic latch which holds the opcode, the destination field, and possibly one or two other state bits. The opcode pipe latches are called CPIPE1 and CPIPE2. The output of each control pipe latch feeds a PLA which generates the control signals. The first stage PLA generates those signals that control the first two cycles of instruction execution (I-fetch and PC-RR-ALU). This stage also generates the signals that control the Load/Store memory access cycle.

The second stage PLA generates only those signals needed to control the final cycle of instruction execution.

These control PLAs are represented somewhat abstractly in the SLANG description. Control signals are individually specified, but the descriptions make use of a facility called OPCODE1 and OPCODE2. These functions decode the output of each stage of the control pipeline to indicate which instruction is in that stage of the pipe.

FLUSHING THE PIPE

```

;
; For the ret instruction, the instruction currently
; being fetched should be flushed. (this is known during phi1 of the fetch
; cycle). This can be accomplished by loading CPIPE1m with the flush
; opcode (during phi3).
;

```

```

; When an interrupt is taken, the currently executing instruction is
; allowed to finish.
;

```

```

*****

```

```

(defnode CPIPE1m
  (depends DATABUSin phi3 phi1 CPIPE1load TRAPe) ;FLUSH1 omitted
  (doc "first stage master of two stage control pipeline. MSB bit (bit 9)
  is the tag bit for illegal opcode test. Bit.8
  is the immediate bit, followed by bit 30, the % bit, and then the
  opcode. The % bit is bit 6.")

```

```

(update
  (If3way phi2
    CPIPE1m ;refresh
    (If3way (And phi3 RESET)
      #o204
      (If3way CPIPE1load
        (Logor (Bits 30 23 DATABUSin)
          (Logor (Lsh (Bits 12 12 DATABUSin) 8)
            (Lsh (Bits 31 31 DATABUSin) 9)))
        ;take 6 bit opcode field as well as int field (bit)
        ; Bit 31 is only used for illegal
        ; opcode test
        CPIPE1m ;retain
        UNK
      )
      UNK)
    UNK
  )
)

```

```

(defnode CPIPE1load
  (class cplal external)
  (doc "enables first stage master of control pipe to take incoming data
    Must not take incoming data during a data access cycle")
  (depends phi3 TRAP OPCODE1 WAIT RESET FLUSH1)
  (update
    (And phi3
      (Not RESET)
      (Not WAIT)
      (Not (Memq OPCODE1 '(load7 load6 load5 load4 load3 load2 load1 load0
        store7 store6 store5 store4 store3 store2 store1 store0))))))
  )
)

```

```

(defnode CPIPE1loadc
  (depends OPCODE1 RESET)
  (class xcplal external)
  (update
    (And (Not RESET)(Memq OPCODE1 '(load loadc))))))

```

```

(defnode CPIPE1loadm
  (depends OPCODE1 RESET)

```



```
(class xcplal external)
(update
  (And (Not RESET)
    (Memq OPCODE1 '(loadm load7 load6 load5 load4 load3 load2 load1))))))
```

```
(defnode CPIPE1store
  (depends OPCODE1 RESET)
  (class xcplal external)
  (update
    (And (Not RESET)(Memq OPCODE1 '(store))))))
```

```
(defnode CPIPE1storem
  (depends OPCODE1 RESET)
  (class xcplal external)
  (update
    (And (Not RESET)
      (Memq OPCODE1 '(storem store7 store6 store5 store4 store3 store2 store1))))))
```

```
(defnode CPIPE1flush
  (depends OPCODE1 RESET)
  (class cplal external)
  (update
    (And (Not RESET)
      (Memq OPCODE1 '(ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7 TRAP))))))
```

```
(defnode CPIPE1step
  (depends OPCODE1 RESET)
  (class xcplal external)
  (update
    (Or RESET
      (Not (Memq OPCODE1 '(load7 load6 load5 load4 load3 load2 load1
        store7 store6 store5 store4 store3 store2 store1
        ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7
        load loadc loadm store storem TRAP))))))
```

```
(defnode CPIPE1m1
  (depends phi3 phi2 phi1 CPIPE1m CPIPEtrap CPIPEskip)
  (update
    (conflict CPIPE1step CPIPE1loadc CPIPE1store CPIPE1loadm CPIPE1storem CPIPE1s
      (If3way phi2
        CPIPE1s
        (If3way (And CPIPE1flush phi3)
          #o206
          (If3way CPIPEtrap
            #o205
            (If3way (And CPIPEskip (Not CPIPEtrap))
              #o206
```

```

(If3way (And CPIPE1step phi3)
  CPIPE1m
  (If3way (And CPIPE1loadc phi3)
    #o260
    (If3way (And CPIPE1store phi3)
      #o270
      (If3way (And CPIPE1loadm phi3)
        (Logor #o260 (Bits 2 0 DST1sub))
        (If3way (And CPIPE1storem phi3)
          (Logor #o270 (Bits 2 0 SRC2s))
          CPIPE1m1
          UNK)
          UNK)
          UNK)
          UNK)
          UNK)
          UNK)
          UNK)))

```

```

(defnode CPIPE1s
  (depends phi1 phi3 CPIPE1m1 TRAP skipCONDvalid)
  (line 2 CPIPE1s<6> CPIPE1s<8>) ;% and immed bits
  (update
    (If3way (And phi1 (Not WAIT2))
      CPIPE1m1 ;take master
      CPIPE1s ;retaom
      UNK
    )
  )
)

```

; note: in the actual realization, the immed and oop/int bits won't
; be needed in the second stage of the control pipe.

```

(defnode CPIPE2m
  (depends phi2 phi3 WAIT CPIPEtrap)
  ;WAIT CPIPE1s omitted
  (update
    (If3way phi2
      CPIPE2s ;refresh
      (If3way CPIPEtrap
        #o204
        (If3way (And phi3 (Not WAIT))
          (Bits 7 0 CPIPE1s)

```

```

;take first stage control data
;don't need Instr bit 31 or the
;immediate bit
CPIPE2m ;retain
    UNK
  )
  UNK
)
  UNK
)
)
)
)
)

(defnode CPIPE2s
  (depends phi1 CPIPE2m TRAP)
  (update
    (If3way phi1
      CPIPE2m ;take master
      CPIPE2s ;retain
      UNK
    )
  )
)

;*****
;
; Source and Destination Latches and Load/Store Multiple cycle
; decrementer
;
;*****

; The SRC1 and SRC2 latches each consist of two 5 bit master slave
; latches. Master is loaded on phi3, slave on phi1, refresh on phi2.
; In addition to the pads and refresh inputs to the SRC2 master, there
; is an input from the load/store multiple cycle decrementer. When a
; store multiple is in progress, this input is taken on phi3 instead of
; the pads (the incoming instruction). This input is equal to SRC2s - 1.
; The store multiple instruction must then have the "seed" value
; for the store sequence in the SRC2 field .
;
; The DST1 and DST2 latches form a four latch set (two master slave latches)
; to delay the destination register field to the register (result) write cycle
; of the instruction. Masters are loaded on phi3, slaves on phi1, and refresh
; from associated slave to master occurs on phi2. In addition to the pads
; and refresh input to the DST1 master, there is an input from the load/
; store multiple cycle decrementer. When a load multiple is in progress, this
; input is taken on phi3 instead of the pads (the incoming instruction). This

```

```

; input is equal to DST1s - 1. The load multiple instruction must then have
; the "seed" value for the load multiple sequence in the DST
; field.
;
; NOTE: the address 15 must be jammed into the DST pipe on calls to stuff the
; PC into the appropriate register. (the CWP is decremented before the
; PC is saved.)
;
; Since the shadow registers are disabled during data access cycles, the
; original operands are available should a trap occur.
;
; Reg # 0 must always output 0 when read (hardwired to do so), & write data
; to reg 0 must be ignored.

```

```

(defnode SRC1m
  (depends phi2 DATABUSin CPIPE1load) ;SRC1s omitted
  (doc "master of SRC1 master slave pair")
  (update
    (If3way phi2
      SRC1m ;refresh
      (If3way CPIPE1load
        (Bits 17 13 DATABUSin)
        ; take SRC1 field of incoming instruction
        SRC1m
        UNK
      )
      UNK
    )
  )
)

```

```

(defnode SRC1m1
  (depends CPIPE1step phi2 SRC1m phi3) ;SRC1m omitted
  (update
    (If3way (And CPIPE1step phi3)
      SRC1m
      (If3way phi2
        SRC1s
        SRC1m1
        UNK)
      UNK
    )
  )
)

```

```

(defnode SRC1s
  (depends phi1 WAIT2)
  (line 5 SRC1s<0> SRC1s<1> SRC1s<2> SRC1s<3> SRC1s<4>)

```

```

(update
  (If3way (And phi1 (Not WAIT2))
    SRC1m1
    SRC1s
    UNK)))

(defnode DST1min
  (depends phi3 OPCODE1 WAIT)
  (class cpla1 external)
  (update
    (And phi3 (Not WAIT) (Memq OPCODE1 '(load7 load6 load5 load4 load3 load2
      load1))))))

(defnode SRC2smin
  (depends phi3 OPCODE1 WAIT)
  (class cpla1 external)
  (update
    (And phi3 (Not WAIT) (Memq OPCODE1 '(storem store6 store5 store4 store3
      store2 store7))))))

(defnode SRC2m
  (depends phi2 DATABUSin CPIPE1load) ;SRC2s omitted
  (doc "Master latch of SRC2 master slave pair")
  (update
    (If3way phi2
      SRC2m ;refresh from self
      (If3way CPIPE1load
        (Bits 11 7 DATABUSin)
        ; take SRC2 field of incoming instruction
        SRC2m
        UNK
      )
      UNK
    )
  )
)

(defnode SRC2m1
  (depends phi3 phi2 SRC2m CPIPE1step SRC2smin)
  (update
    (If3way (And CPIPE1step phi3)
      SRC2m
      (If3way SRC2smin
        SRC2sub
        (If3way phi2
          SRC2s
          SRC2m1

```

```

    UNK)
  UNK)
  UNK)))

```

```

(defnode SRC2s
  (depends phi1 WAIT2)
  (line 5 SRC2s<0> SRC2s<1> SRC2s<2> SRC2s<3> SRC2s<4>)
  (update
    (If3way (And phi1 (Not WAIT2))
      SRC2m1
      SRC2s
      UNK)))

```

```

(defnode SRC2sub
  (depends phi1 SRC2s)
  (doc "this node holds the value SRC2s-1")
  (update
    (Minus SRC2s 1)
  )
)

```

```

(defnode DST1m
  (depends DATABUSin CPIPE1load phi2) ;DST1s omitted
  (doc "Master latch of DST1 master slave pair")
  (update
    (If3way phi2
      DST1m ;refresh
      (If3way CPIPE1load
        (Bits 22 18 DATABUSin)
        ; take DST field of incoming instruction
        DST1m
        UNK
      )
      UNK
    )
  )
)

```

```

(defnode DST1m1
  (depends phi3 phi2 DST1m CPIPE1step DST1min)
  (update
    (If3way (And CPIPE1step phi3)
      DST1m
      (If3way DST1min
        DST1sub
        (If3way phi2
          DST1s

```

```

    DST1m1
    UNK)
    UNK)
    UNK)))

```

```

(defnode DST1s
  (depends phi1 WAIT2)
  (line 5 DST1s<0> DST1s<1> DST1s<2> DST1s<3> DST1s<4>)
  (update
    (If3way (And phi1 (Not WAIT2))
      DST1m1
      DST1s
      UNK)))

```

```

(defnode DST1sub
  (depends phi1)
  (doc "this node holds the value DST1s -1")
  (update
    (Minus DST1s 1)
  )
)

```

```

(defnode DST2m
  (depends phi1 phi3 phi2 PCstuffoncall DST2step TRAP) ;DST2s, DST1s omitted
  (doc "Master latch of DST2 master slave pair")
  (update
    (conflict PCstuffoncall DST2step trap)
    (If3way phi2
      DST2s ;refresh
      (If3way PCstuffoncall
        15 ; take PC stuff address, 15 instead of 7 as the CWP
        ; will have already changed
        (If3way (And phi3 trap) ;
          7 ;take PC stuff address for TRAP or Interrupt
          (If3way DST2step
            DST1s ;take slave of first stage
            DST2m
            UNK)
            UNK)
            UNK)
            UNK)))

```

```

(defnode DST2s
  (depends phi1 TRAP) ;DST2m omitted
  (line 5 DST2s<0> DST2s<1> DST2s<2> DST2s<3> DST2s<4>)
  (update
    (If3way phi1

```

DST2m
 DST2s
 UNK)))

```
*****
```

```
;  
;  
; CONTROL PIPE CONTROL SIGNALS
```

```
(defnode DST2step  
  (depends phi3) ;WAIT OPCODE1 smOPCODE1 omitted  
  (class cpla1 external)  
  (doc "allows second stage of destination addr pipe to take  
    first stage. Must be held up during data access cycle of  
    load loadc and store ")  
  (update  
    (And phi3 (Not WAIT)  
      (Not (Memq smOPCODE1 '(call)))  
      (Not (Memq OPCODE1 '(TRAP))))  
    ;so PCstuffoncall and this won't conflict  
  )  
)
```

```
(defnode PCstuffoncall  
  (depends phi3 smOPCODE1 WAIT)  
  (class cpla1 external)  
  (update  
    (And phi3 (Not WAIT) (Memq smOPCODE1 '(call))(Not (Memq OPCODE1 '(TRAP)  
  )  
)
```

```
*****
```

```
;  
;  
; SRC1 SRC2 and DST valid signals
```

```
(defnode SRCvalid  
  (class apla internal)  
  (depends smOPCODE1 OPCODE1 pbusDtoINA)  
  (update  
    (Not (Or (Memq smOPCODE1 '(jmp call)) pbusDtoINA))))
```

```
(defnode DSTvalid  
  (class cpla2 external )  
  (depends OPCODE2 smOPCODE2 )  
  (doc "indicates when the DST field of the instruction is valid")  
  (update  
    (Not (Or (Memq OPCODE2 '(skip trap1 trap2 trap3 trap4 trap5 trap6 trap7
```



```

        flush store load loadc loadm storem store7 store6 store5 store4 store3
        store2 store1 store0 TRAP SKIP))
        (Memq smOPCODE2 '(call jmp))))
;(such as the PC) to be written to
; on powerup
)
)

;*****
; Accessing the PC as a general purpose register
;

(defnode preadPCtoA
  (class apla internal external)
  (depends SRC1s SRCvalid)
  (doc "this signal is active when the SRC1 field of the instruction
        indicates the PC is to be used and the SRC1 field is valid")
  (update
    (And (Equal SRC1s 17) SRCvalid)
  )
)

(defnode readPCtoA
  (depends phi2) ;preadPCtoA omitted
  (update
    (And phi2 preadPCtoA)))

(defnode pwritetoPC
  (class apla2 internal external)
  (depends DST2s DSTvalid)
  (doc "this signal is issued on phi3 when the register to be written to
        (as indicated by the DST field of the instruction) is the PC,
        and the DST2 field is valid")
  (update
    (And (Equal DST2s 17) DSTvalid)
  )
)

(defnode writetoPC
  (depends phi3) ;pwritetoPC omitted
  (update
    (And phi3 pwritetoPC)))

;*****
;
; Register Forwarding control signals
; Forwarding is disallowed if the register to be forwarded is "RO"

```

```
; since data written to RO is to be ignored.
;
```

```
(defnode opc2load
  (class cpla2 external)
  (depends OP CODE2)
  (update
    (Memq OP CODE2 '(load0))
  )
)
```

```
(defnode SRC2equalDST2
  (depends SRC2s DST2s)
  (doc "comparator to see when SRC2s equals DST2s")
  (update
    (Equal DST2s SRC2s)
  )
)
```

```
(defnode SRC1equalDST2
  (depends SRC1s DST2s)
  (doc "comparator to see when SRC2s equal DST2s")
  (update
    (Equal SRC1s DST2s)
  )
)
```

```
(defnode pForwardtoINA
  (class apla internal)
  (doc "normal forwarding from DST latch into the A ALU input latch")
  (depends opc2load SRC1equal16 SRC1equalDST2 DSTvalid SRCvalid)
  (update
    (And (Not SRC1equal16) SRC1equalDST2
          (Not opc2load) DSTvalid SRCvalid)))
```

```
(defnode ForwardtoINA
  (depends phi2) ;pForwardtoINA omitted
  (update
    (And phi2 pForwardtoINA)))
```

```
(defnode pForwardtoINB
  (class apla internal external)
  (doc "normal forwarding from DST latch into the B ALU input latch.
        Data source is the LOADL")
  (depends opc2load DSTvalid SRC2equalDST2 SRCvalid SRC2equal16)
  (update
    (And (Not SRC2equal16) SRC2equalDST2
```

```

    (Not opc2load) DSTvalid SRCvalid)
  )
)

(defnode ForwardtoINB
  (depends phi2) ;pForwardtoINB omitted
  (update
    (And phi2 pForwardtoINB)))

(defnode LoadforwtoINA
  (class apla1 external internal)
  (depends phi2 ) ;SRC1equal16, SRC1equalDST2, opc2load, DSTvalid,
    ;SRCvalid omitted
  (doc "this signal is active if there is register forwarding on a load
    Data source is the LOADL")
  (update
    (And phi2 (Not SRC1equal16) SRC1equalDST2
      opc2load DSTvalid SRCvalid)
    )
  )

(defnode LoadforwtoINB
  (class apla1 external internal)
  (depends phi2 ) ;DST2s, SRC2equalDST2,opc2load, DSTvalid SRCvalid
    ;SRC2equal16 omitted
  (doc "this signal is active if there is register forwarding on a load")
  (update
    (And phi2 (Not SRC2equal16) SRC2equalDST2
      opc2load DSTvalid SRCvalid)
    )
  )

;*****
;
; Miscellaneous control signals
;

(defnode pbusSHADOW
  (depends OP CODE1)
  (class xcpla1 external internal)
  (update
    (Not (Memq OP CODE1 '(load7 load6 load5 load4 load3 load2 load1 load0
      store7 store6 store5 store4 store3 store2 store1 store0))))
  ;don't shadow during a data access cycle so the original
  ;operands will remain should a datapagefault occur
  )

```

```

)

(defnode busSHADOW
  (depends phi2) ;pbusSHADOW omitted
  (update
    (And phi2 pbusSHADOW (Not TRAP) (numbtosymb (Bits 1 1 PSW))))))

; RESET is Ored in here so that the MAL will take the reset PC value (0)

```

```

(defnode pALUtoPC
  (doc "Load the PC with the newPC+ 1 on calls and jumps")
  (class cplal external)
  (depends OP CODE1 smOP CODE1 RESET WAIT)
  (update
    (And (Or (Memq OP CODE1 '(ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7))
              (Memq smOP CODE1 '(call jmp)))
          (Not RESET)
          (Not WAIT))
    )
  )
)

```

```

(defnode ALUtoPC
  (depends phi3) ;pALUtoPC omitted
  (update
    (And phi3 pALUtoPC)))

```

```

; In order to prevent direct DC paths to ground. RESET is predicated on
; phi2. IF a reset signal should be required on any other phase, it will
; have to be generated.

```

```

; NOTE: RESET must be on long enough for the PC to have transferred to the
; MALs, and for two instructions to have been fetched in order to fill
; the pipeline (DST).

```

```

(defnode sampledRESET
  (depends phi1) ;RESETin omitted
  (update
    (If3way phi1
      RESETin ;sample the input
      sampledRESET
      UNK
    )
  )
)

```

```

(defnode pRESET
  (depends phi2) ;sampledRESET omitted

```

```
(doc "RESET input to be used internally, this signal is valid from
      rising phi2 th phi2")
```

```
(update
  (If3way phi2
    sampledRESET
    pRESET
    UNK
  )
)
```

```
(defnode RESET
  (depends pRESET sampledRESET)
  (update
    (And pRESET sampledRESET)))
```

```
(defnode pPCIncr
  (class cpla1 external)
  (depends RESET WAIT OPCODE1 smOPCODE1)
  (update
    (And (Not RESET)(Not WAIT)
      (Memq OPCODE1 '(flush TRAP SKIP insert extract add sub sll
        skip trap1 trap2 trap3 trap4 trap5 trap6 trap7
        or xor sra srl and load0 store0)))
  )
)
```

```
(defnode PCIncr
  (depends phi3)
  (update
    (And phi3 pPCIncr (Not pwritetoPC))))
```

```
; NOTE: The Fast Shuffle signal should not go through the control PLA
; as it is a critical path signal.
```

```
(defnode FSHCNTL
  (doc "Fast shuffle signal, used to control the external memory addr
      mux. Should be valid phi1, phi2, and phi3.")
  (depends CPIPE1s skipCONDvalid)
  (update
    (Or (numbtosymb (Bits 7 7 CPIPE1s)) skipCONDvalid)
    ;Route bit 30 of the instruction
    ;out as the FSHCNTL bit
  )
)
```

```
; WAIT must be valid before phi3 rises if master latches are to be
```

```
; inhibited from taking new instruction data (or the PC is to
; be inhibited from incrementing)
```

```
(defnode WAIT1
  (depends phi2)
  (update
    (If3way phi2
      WAITin
      WAIT1
      UNK)))
```

```
(defnode WAIT2
  (depends phi2)
  (update
    (If3way phi2
      WAIT
      WAIT2
      UNK)))
```

```
(defnode WAIT
  (doc "WAIT input for internal use. Valid sometime during phi2 ")
  (depends phi1 WAIT1)
  (update
    (If3way phi1
      WAIT1
      WAIT
      UNK
    )
  )
)
```

;NOTE: Make sure there no restrictions to this signal!!!!

```
(defnode waitACK
  (doc "Wait acknowledge signal.")
  (depends phi1) ;WAIT omitted
  (update
    (If3way phi1
      WAIT2
      waitACK
      UNK
    )
  )
)
```

```
(defnode I_D
  (depends OPCODE1)
```

```
(doc "output signal which is low when the SOAR is doing a data
    access. The external fast shuffle register is conditionally
    loaded on this signal.")
(class xcpla1 external)
(update
  (Not (Memq OPCODE1 '(load7 load6 load5 load4 load3 load2 load1 load0
    store7 store6 store5 store4 store3 store2 store1 store0))))
)
)
```

```
; NOTE: ANY node that is dynamic (or not fed by a signal which is
;       derived from signals from pseudostatic latches) must examine
;       the following node
```

```
;(setq waitmax 20)
;(defnode waitcnt
; (doc "counter used by dynamic nodes to determine when they should
;       become UNK during a WAIT")
; (depends phi1) ;waitACK omitted
; (update
;   (If3way waitACK
;     (If3way phi1
;       (Plus waitcnt 1)
;       waitcnt
;       UNK
;     )
;   0
;   UNK
; )
; )
; )
; )
```

```
*****
; BYTE INSERT/EXTRACT CONTROL
;
```

```
(defnode EX_INSpass
  (doc "active if not byte insertion or extracton. Output of PLA1")
  (class xcpla1 internal external)
  (depends OPCODE1)
  (update
    (Not (Memq OPCODE1 '(extract insert))))
  )
)
```

```
(defnode byteEX
  (doc "high if byte extraction. Output of PLA1")
```

```
(class xcplal external)
(depends OPCODE1)
(update
  (Memq OPCODE1 '(extract))
)
)
```

```
(defnode byteINS
  (doc "high if byte insertion. Output of PLA1")
  (depends byteEX)
  (update
    (Not byteEX)
  )
)
```

```
*****
```

```
(defnode pALUtoMAL
  (doc "Load the Memory Address Latch with an effective address. Also
    used to load the MAL with a CALL or JMP address + 1: the
    incrementing is done in the ALU. Active on the ALU phase (phi3).")
  (class cplal internal external)
  (depends phi1 phi2 phi3 OPCODE1 smOPCODE1 WAIT)
  (update
    (And (Not WAIT)
      (Or (Memq OPCODE1 '(ret0 ret1 ret2 ret3
        ret4 ret5 ret6 ret7))
        (Memq smOPCODE1 '(call jmp))
        (Memq OPCODE1 '(load7 load6 load5 load4 load3 load2 load1
          store7 store6 store5 store4 store3 store2 store1
          loadm loadc load storem store))))))
  )
)
```

```
(defnode ALUtoMAL
  (depends phi3) ;pALUtoMAL omitted
  (update
    (And phi3 pALUtoMAL)))
```

```
(defnode PCtoMAL
  (class cplal external)
  (doc "default input to the MAL. IF there is no trap (or interrupt)condition,
    and the MAL is not taking an EA, then the MAL takes the PC")
  (depends phi3) ;pALUtoMAL WAIT omitted
  (update
    (And phi3 (Not WAIT)
      (Memq OPCODE1 '(flush SKIP load0 store0
```



```

        skip trap1 trap2 trap3 trap4 trap5 trap6 trap7
        sra srl or xor add and sub sll extract insert)))
    )
)

(defnode pLOADwrite
  (class cpla2 external)
  (doc "drives both the A and B busses from the LOADL to write load data into
        the register file. Active
        during register write phase (phi3).")
  (depends OP CODE2)
  (update
    (Memq OP CODE2 '(load7 load6 load5 load4 load3 load2 load1 load0))
  )
)

(defnode LOADwrite
  (depends phi3) ;pLOADwrite omitted
  (update
    (And phi3 pLOADwrite)))

(defnode pSXTtobusL
  (doc "drives the L bus with true data from the SXT to transfer immediate
        into the ALU input latch (INA)
        Active on the register read
        phase (phi2). Output of PLA1.")
  (class xcpla1 external internal)
  (depends OP CODE1 smOP CODE1 CPIPE1s)
  (update
    (And (numbtosymb (Bits 8 8 CPIPE1s))
          (Not (Memq smOP CODE1 '(call jmp))))
          (Not (Memq OP CODE1 '(store7 store6 store5 store4
                                store3 store2 store1 store0))))
    ;don't try to drive the L bus with immediate data when
    ;your using it to output store data
  )
)

(defnode SXTtobusL
  (depends phi2) ;pSXTtobusL omitted
  (update
    (And phi2 pSXTtobusL)))

(defnode pLOADLtobusL
  (class xcpla1 external)
  (depends OP CODE1)
  (update

```

```

(Memq OPCODE1 '(store7 store6 store5 store4 store3 store2 store1 store0))
)
)

(defnode LOADLtoBusL
  (doc "drives the L bus for stores, must be active through phases phi2
        and phi3 of the store data access cycle ")
  (depends phi1 pLOADLtoBusL)
  (update
    (And (Not phi1) pLOADLtoBusL)
  )
)

; PTRtoREG signal must be valid before phi3!!

(defnode pSTOREwrite
  (doc "drives both the A and B busses for write into the register file on
        Ptr-to-Register store. Active on the register write phase (phi3).
        Output of PLA1. Source is the LOADL ")
  (class xplal external)
  (depends OPCODE1)
  (update
    (Memq OPCODE1 '(store0))
  )
)

(defnode STOREwrite
  (depends PTRtoREG pSTOREwrite)
  (update
    (And PTRtoREG pSTOREwrite)))

;*****
; SWP related control signals
;

(defnode preadSWPtoA
  ( class apla internal external)
  (depends SRC1s SRCvalid)
  (doc "if the SWP is in the SRC1 field of the instruction, this signal
        is enabled during phi2 ")
  (update
    (And (Equal SRC1s 20) SRCvalid)
  )
)

(defnode readSWPtoA
  (depends phi2) ;preadSWPtoA omitted

```

```
(update
  (And phi2 preadSWPtoA)))
```

```
(defnode pwritetoSWP
  (class apla2 internal external)
  (depends DST2s DSTvalid)
  (doc "Indicates the SWP is the target register for a write")
  (update
    (And (Equal DST2s 20) DSTvalid)
  )
)
```

```
(defnode writetoSWP
  (depends phi3) ;pwritetoSWP omitted
  (update
    (And phi3 pwritetoSWP)))
```

```
*****
; TB (Trap Vector Base Addr) related control signals
;
```

```
(defnode preadTBtoA
  (class apla internal external)
  (depends SRC1s SRCvalid)
  (doc "TB (reg # 21) is found in the SRC1 field of the instruction")
  (update
    (And (Equal SRC1s 21) SRCvalid)
  )
)
```

```
(defnode readTBtoA
  (depends phi2) ;preadTBtoA omitted
  (update
    (And phi2 preadTBtoA)))
```

```
(defnode pwritetoTB
  (class apla2 internal external)
  (depends DST2s DSTvalid)
  (doc "TB is the target reg of a registe write")
  (update
    (And (Equal DST2s 21) DSTvalid)
  )
)
```

```
(defnode writetoTB
  (depends phi3) ;pwritetoTB omitted
```

```
(update
 (And phi3 pwritetoTB)))
```

```
*****
; CWP related control signals
;
```

```
(defnode preadCWPtoA
 (doc "the CWP is found in the SRC1 field of an instruction")
 (class apla1 internal external)
 (depends SRC1s SRCvalid )
 (update
 (And (Equal SRC1s 22) SRCvalid)
 )
 )
```

```
(defnode readCWPtoA
 (depends phi2) ;preadCWPtoA omitted
 (update .
 (And phi2 preadCWPtoA)))
```

```
(defnode writetoCWP
 (doc "the CWP is found in the DST field of an instruction, so it
 must take the contents of the DST reg during phi3 of the
 last cycle of the related instruction.")
 (class apla2 external)
 (depends phi3 ) ;DST2s, DSTvalid omitted
 (update
 (And phi3 (Equal DST2s 22) DSTvalid)
 )
 )
```

```
(defnode changeCWP1
 (depends smOPCODE1 OPCODE1 WAIT)
 (class cpla1 external)
 (update
 (And (Not WAIT) (Memq smOPCODE1 '(call))) ;CWP decr
 )
 )
```

```
(defnode changeCWP
 (depends phi3 ) ;changeCWP2t changeCWP1 omitted
 (doc "decrement the CWP on a call, increment on a return if the W
 option bit (opcode bit 0) is set, make no
 changes if SOAR is WAITing")
 (update
 (And phi3 (Or changeCWP1 ;CWPdecr
```

```

        changeCWP2t)) ;CWPincr
    )
)

(defnode nillonreturn
  (depends OPCODE2)
  (class cpla2 external)
  (doc "nill callee's lows if the N option bit (opcode bit 1) is set
    on a return. Do the nilling during cycle 3 of the return
    insturction before the CWP slave takes the incremented value")
  (update
    (Memq OPCODE2 '(ret2 ret3 ret6 ret7))
  )
)

```

```

(defnode enableINTS
  (depends phi3 OPCODE1 smOPCODE1)
  (class cpla1 external)
  (doc "reenable interrupts if the I option bit (opcode bit 2) is set
    on a return. Interrupts must be enabled as soon as possible
    upon a return as the instruction returned to may be one that
    traps")
  (update
    (And phi3 (Memq OPCODE1 '(ret4 ret5 ret6 ret7)))
  )
)

```

; note that ptr to reg is not supported for load/store multiples

```

(defnode predecodeEA
  (depends OPCODE1)
  (class xcpla1 external)
  (update
    (Memq OPCODE1 '(load loadc store))
  )
)

```

```

(defnode pdecodeEA
  (depends phi3 WAIT)
  (update
    (If3way (And phi3 (Not WAIT))
      predecodeEA
      pdecodeEA
      UNK)))

```

```

(defnode decodeEA
  (depends phi1 pdecodeEA)

```

```
(doc "this signal controls the muxes into the register file decoders
to select between data from the instruction or data from and
Effective Address (for possible PTR-to-REG)")
```

```
(update
  (If3way phi1
    pdecodeEA
    decodeEA
    UNK
  )
)
)
```

```
*****
```

```
;
; PSW related control signals
;   PSW<0> SI enable
;   PSW<1> Interrupt enable
```

```
(defnode preadPSWtoA
  (class apla1 internal external)
  (doc "read the PSW,shDST, and shOPC onto busA via busS")
  (depends SRC1s SRCvalid )
  (update
    (And (Equal SRC1s 23) SRCvalid)
  )
)
```

```
(defnode readPSWtoA
  (depends phi2) ;preadPSWtoA omitted
  (update
    (And phi2 preadPSWtoA)))
```

```
(defnode writetoPSW
  (class apla2 external)
  (doc "write into the PSW and shDST as a general purpose register")
  (depends phi3)
  (update
    (And phi3 (Equal DST2s 23) DSTvalid)
  )
)
```

```
*****
```

```
;
;   DSTtobusD is also asserted during phi2 if there is register forwarding.
;
```

```
(defnode DSTtobusDa2
```

```

(depends pForwardtoINA pForwardtoINB pbusDtoINA)
(doc "output of apla that is used in forming DSTtobusD")
(class apla external)
(update
  (Or pForwardtoINA pForwardtoINB pbusDtoINA) ;increment the Load/Store addr
))

```

```

(defnode DSTtobusD2
  (doc "enables DST latch onto the D bus. Used for normal write of ALU
    result into the register file.")
  (depends OP CODE2)
  (class cpla2 external)
  (update
    (Memq OP CODE2
      '(add sub ret2 ret3 ret6 ret7 srl sll sra
        and or xor extract insert)))
)

```

```

(defnode DSTtobusD
  (depends phi3 phi2) ;DSTtobusD2, DSTtobusDa2
  (doc "enables DST latch onto the D bus. Used for normal write of
    ALU result into the register file on phi3, and for register
    forwarding on phi2")
  (update
    (Or (And phi2 DSTtobusDa2)
      (And phi3 DSTtobusD2))
  )
)

```

```

(defnode RD_WR
  (doc "read write control. Always high unless a store. Output of PLA1
    Need not be disabled an PTR-to-Register store as write will be to
    an unused portion of register file space in memory. It is also
    assumed that a sizeable portion of the register file space will
    be locked into core so that unnecessary page faults do not occur
    during PTRtoREG stores")
  (depends OP CODE1 )
  (class xcpla1 external)
  (update
    (Not (Memq OP CODE1 '(store7 store6 store5 store4 store3 store2
      store1 store0)))
  )
)

```

```

(defnode busDtobusA2
  (doc "enables strong bus tie drivers from bus D to bus A. Used during
    normal write of ALU result into the register file,
    and for saving the PC on calls. Active during

```

```

register write phase (phi3). Output of PLA2.
Also active during phi2 for register forwarding and if one of
the source registers is the PC .")
(depends OPCODE2 smOPCODE2)
(class cpla2 external)
(update
  (Or (Memq smOPCODE2 '(call))
      (Memq OPCODE2 '(TRAP
                    add sub and or xor sll srl sra
                    insert extract
                    ret2 ret3 ret6 ret7))))
;ret for nilling registers
)
)

(defnode busDtobusAa
  (doc "precursor to busDtobusA that is an output of apla")
  (depends preadSWPtoA preadTBtoA pForwardtoINA preadPCtoA)
  (class apla external)
  (update
    (Or preadSWPtoA preadTBtoA pForwardtoINA preadPCtoA)))

(defnode busDtobusA
  (depends phi2 phi3 TRAP) ;busDtobusAa, busDtobusA2 omitted
  (update
    (Or (And phi3 busDtobusA2)
        (And phi2 busDtobusAa))))

(defnode busDtobusB2
  (doc "enables strong bus tie drivers from bus D to bus B. Used during
normal write of ALU result into the register file,
and for saving the PC on calls. For these occasions
it is active during the register write phase (phi3) and is an
output of PLA2.
Is also used for reading the PC for relative address calculations
on loads and stores. Here is is active during the register read
phase (phi2) and is an output of PLA1.
Also used on phase2 for register forwarding.")
  (depends OPCODE2 smOPCODE2)
  (class cpla2 external)
  (update
    (Or (Memq smOPCODE2 '(call))
        (Memq OPCODE2 '(TRAP add sub and or xor sll srl sra insert extract
                        ret2 ret3 ret6 ret7)) ;ret for nilling registers
        )))

(defnode busDtobusB

```



```

(depends phi2 phi3 TRAP) ;busDtobusB2 pForwardtoINB
(update
  (Or (And phi3 busDtobusB2)
      (And phi2 pForwardtoINB))))

(defnode lastPCtobusD
  (doc "enables slave of second latch of program counter chain onto
        bus D for PC saves on calls and traps")
  (class cpla2 external)
  (depends phi3) ;OPCODE2, smOPCODE2 omitted
  (update
    (And phi3 (Or (Memq OPCODE2 '(TRAP))
                  (Memq smOPCODE2 '(call))))
  )
)

;*****
; Shadow register control signals
;

(defnode pSHBtobusA
  (class apla1 external internal)
  (depends SRC1s SRCvalid )
  (doc "enable shadow register B onto A bus if the shadow reg is in
        the SRC1 field of the instruction")
  (update
    (And (Equal SRC1s 18) SRCvalid)
  )
)

(defnode SHBtobusA
  (depends phi2) ;pSHBtobusA omitted
  (update
    (And phi2 pSHBtobusA)))

(defnode writetoSHB
  (class apla2 external)
  (depends phi3) ;DST2s, DSTvalid omitted
  (doc "write to the SHB as a gen purpose register")
  (update
    (And phi3 (Equal DST2s 18) DSTvalid)
  )
)

(defnode busBtoSHB
  (depends writetoSHB phi2 busSHADOW pbusBtoINB)

```

```

(update
  (conflict writetoSHB SXTtobusL)
  (Or writetoSHB (And busSHADOW pbusBtoINB))
)
)

(defnode busLtoSHB
  (depends busSHADOW pbusLtoINB phi2)
  (update
    (And busSHADOW pbusLtoINB)
  )
)

;*****

(defnode pSHAtobusA
  (class apla1 external internal)
  (depends SRC1s SRCvalid )
  (doc "enable shadow register A onto A bus if the shadow reg is in
    the SRC1 field of the instruction")
  (update
    (And (Equal SRC1s 19) SRCvalid)
  )
)

(defnode SHAtobusA
  (depends phi2) ;pSHAtobusA omitted
  (update
    (And phi2 pSHAtobusA)))

(defnode writetoSHA
  (class apla2 external)
  (depends phi3) ;DST2s, DSTvalid omitted
  (doc "write to the SHA as a gen purpose register")
  (update
    (And phi3 (Equal DST2s 19) DSTvalid)
  )
)

(defnode busAtoSHA
  (depends busSHADOW writetoSHA)
  (update
    (conflict busSHADOW writetoSHA)
    (Or busSHADOW writetoSHA)
  )
)

```

```

;*****
; ALU input latch input control signals
;
; Note that this signal is very similar to CPIPE1load

(defnode busAtoINA
  (depends phi2) ;OPCODE1 omitted
  (update
    (And phi2 (Not pbusDtoINA))))

(defnode pbusDtoINA
  (class cpla2 external)
  (doc "precursor to busDtoINA that is an output of apla")
  (depends OPCODE2)
  (update
    (Memq OPCODE2 '(load7 load6 load5 load4 load3 load2 loadm
      load1 store1 load loadc store
      store7 store6 store5 store4 store3 store2 storem))))

(defnode busDtoINA
  (depends phi2 ) ; pbusDtoINA omitted
  (doc "take the D bus for EA calculations during a loadm or storem")
  (update
    (And phi2 pbusDtoINA)))

(defnode pbusLtoINB
  (class xcpla1 external)
  (depends pSXTtobusL Azeroforce)
  (doc "enable L bus into the B alu input latch on the read phase")
  (update
    (Or pSXTtobusL Azeroforce)
    ;don't allow
    ;INB to take date during the data access
    ;cycles of load loadm store storem loadc
    )
  )

(defnode busLtoINB
  (depends phi2) ;pbusLtoINB omitted
  (update
    (And phi2 pbusLtoINB)))

(defnode pbusBtoINB
  (depends pbusLtoINB pbusDtoINA)
  (doc "enable B bus into the B alu input latch on the read phase")
  (update
    (And (Not pbusLtoINB)(Not pbusDtoINA)) ;don't allow
  )

```

```

)
)

(defnode busBtoINB
  (depends phi2)
  (update
    (And phi2 pbusBtoINB)))

; The LOADL normally takes the B bus on phi2 for a possible PTR to REG load
; or store. This is the normal mode of operation because it is not
; possible to know if it is a PTRtoREG soon enough to take the B bus
; as the exceptional case. What must be done then, is to prevent the
; LOADL from taking the DATABUSin on phi3 if there is any kind of load
; or store data in the latch.

(defnode pDATABUSintoLOADL
  (depends WAIT OPCODE1)
  (class cplal external)
  (doc "signal to load DATABUSin into LOADL on phi3, overwriting whatever
    was taken off the B bus on phi2")
  (update
    (And (Not WAIT)
      (Not (Memq OPCODE1 '(store storem store7 store6 store5 store4
        store3 store2 store1)))) ;latch holds either normal
;store or PTRtoREG store data
  )
  )

(defnode DATABUSintoLOADL
  (depends phi3)
  (update
    (And phi3 (Not PTRtoREG) pDATABUSintoLOADL)))

(defnode storeSXT
  (depends OPCODE1)
  (class tplal external)
  (doc "tells the SXT that the immediate data is in the store instruction
    format")
  (update
    (Memq OPCODE1 '(store storem))
  )
  )

;*****
; busS to busA tie control

(defnode pbusStobusA

```

```

(class apla1 external internal)
(depends preadPSWtoA preadCWPtoA)
(update
  (Or preadPSWtoA preadCWPtoA)
)
)

(defnode busStobusA
  (depends phi2) ;pbusStobusA omitted
  (update
    (And phi2 pbusStobusA)))

;*****
; LOADL to busA and busB tie control

(defnode LOADLtobusA
  (depends LoadforwtoINA phi3) ;pLOADwrite STOREwrite omitted
  (update
    (Or LoadforwtoINA (And phi3 (Or pLOADwrite STOREwrite))))
)

(defnode LOADLtobusB
  (depends LoadforwtoINB phi3) ;pLOADwrite STOREwrite omitted
  (update
    (Or LoadforwtoINB (And phi3 (Or pLOADwrite STOREwrite))))
)

;*****

(defnode selBibar
  (class xcpla1 external)
  (depends OP CODE1)
  (doc "select the complimented output of the ALU input latch B for
    a subtract instruction")
  (update
    (Memq OP CODE1 '(sub storem loadm skip trap1 trap2 trap3 trap4
      store7 store6 store5 store4 store3 store2 store1
      load7 load6 load5 load4 load3 load2 load1
      trap5 trap6 trap7)))
)

(defnode selaluXOR
  (class xcpla1 internal external)

```

```

(depends OPCODE1)
(update
  (Memq OPCODE1 '(xor))))

(defnode selaluOR
  (class xcplal internal external)
  (depends OPCODE1)
  (update
    (Memq OPCODE1 '(or))))

(defnode selaluAND
  (class xcplal internal external)
  (depends OPCODE1)
  (update
    (Memq OPCODE1 '(and))))
;*****
;
; More ALU control signals. Unique to SOAR
;

(defnode Alzeroforce
  (doc "force 0 as the A input to the ALU to increment the new PC")
  (class apla internal external)
  (depends smOPCODE1 OPCODE1)
  (update
    (Memq smOPCODE1 '(jmp call))))

(defnode pread0toA
  (class apla internal)
  (depends SRC1s SRCvalid)
  (doc "causes register 16 to be read")
  (update
    (And (Equal SRC1s 16) SRCvalid)))

(defnode passALU
  (doc "pass inserter/extractor results through the ALU")
  (depends EX_INSpass)
  (update
    (Not EX_INSpass)
  )
)

(defnode aluselSR
  (class xcplal internal external)
  (depends OPCODE1)
  (update
    (Memq OPCODE1 '(sra srl))))

```

```
(defnode selaluSLL
  (depends OPCODE1)
  (update
    (Memq OPCODE1 '(sll))))
```

```
(defnode Azero
  (class apla external)
  (depends Azeroforce pread0toA phi2)
  (doc "zeroes busA")
  (update
    (And phi2 (Or Azeroforce pread0toA))))
```

```

;*****
;
; SOAR CONDITION CODES                JMP, PFF
;
;*****

```

; NOTE: the ALU performs S1 - S2 when conditions are generated

```

;-----
;----- aluOut, aluVout
;
; If in tagged mode, then bits 30 of both inputs and bit
; 30 of the output are examined to see if there is a carryout.
; Otherwise, the ALU operates as a normal 32 bit ALU
;
; CASE:
; 1  int(30)  int(30)    result(30) non %
; 2  int(31)  int(31)    result(31)  %
;
; For effective address calculations, no meaningful carryout or
; overflow is generated.
;-----

```

```

;*****
; The following nodes capture the information input to the condition code
; pla so that these inputs will not go invalid before phi2 of the following
; cycle . For clarity's sake, although a few bits of a bus are to be
; captured, the slang captures the entire bus and then extracts the
; relevant bits using Bits later on.

```

```

(defnode AIProcessedMSB
  (depends CPIPE1s AIProcessed)
  (update
    (If3way (numbtosymb (Bits 6 6 CPIPE1s))
      (numbtosymb (Bits 30 30 AIProcessed))
      (numbtosymb (Bits 31 31 AIProcessed))
      UNK)))

```

```

(defnode cAIProcessedMSB
  (depends phi3 AIProcessedMSB)
  (update
    (If3way phi3
      AIProcessedMSB
      cAIProcessedMSB

```


UNK)))

```
(defnode BIprocessedMSB
  (depends CPIPE1s BIprocessed)
  (update
    (If3way (numbtosymb (Bits 6 6 CPIPE1s))
      (numbtosymb (Bits 30 30 BIprocessed))
      (numbtosymb (Bits 31 31 BIprocessed))
      UNK)))
```

```
(defnode cBIprocessedMSB
  (depends phi3 BIprocessedMSB)
  (update
    (If3way phi3
      BIprocessedMSB
      cBIprocessedMSB
      UNK)))
```

```
(defnode ALUmsb
  (depends CPIPE1s ALU)
  (update
    (If3way (numbtosymb (Bits 6 6 CPIPE1s))
      (numbtosymb (Bits 30 30 ALU))
      (numbtosymb (Bits 31 31 ALU))
      UNK)))
```

```
(defnode cALUmsb
  (depends phi3 ALUmsb)
  (update
    (If3way phi3
      ALUmsb
      cALUmsb
      UNK)))
```

```
(defnode cselaluSUM
  (depends phi3 selaluSUM)
  (update
    (If3way phi3
      selaluSUM
      cselaluSUM
      UNK
    )
  )
)
```

```
(defnode caluZout
  (depends phi3 aluZout)
```

```

(update
  (If3way phi3
    aluZout
    caluZout
    UNK
  )
)
)
)

```

```

(defnode cDST1s
  (depends phi3 DST1s)
  (line 5 cDST1s<0> cDST1s<1> cDST1s<2> cDST1s<3> cDST1s<4>)
  (update
    (If3way phi3
      DST1s
      cDST1s
      UNK
    )
  )
)
)
)

```

```

;*****

```

```

(defnode aluCout
  (depends cselaluSUM cAIprocessedMSB cBIprocessedMSB cALUmsb)
  (class condpla internal)
  (update
    (And cselaluSUM
      (Or (And cAIprocessedMSB cBIprocessedMSB)
          (And cAIprocessedMSB (Not cALUmsb))
          (And cBIprocessedMSB (Not cALUmsb))))))
  )
)

```

```

(defnode aluVout
  (doc "ALU adder overflow, ANDed with selaluSUM. Also true if overflow
    on sll in tagged mode.")
  (class condpla internal external)
  (depends cselaluSUM cAIprocessedMSB cBIprocessedMSB cALUmsb)
  (update
    (And cselaluSUM
      (Or (And (Not cAIprocessedMSB)(Not cBIprocessedMSB) cALUmsb)
          (And cAIprocessedMSB cBIprocessedMSB (Not cALUmsb))))))
  )
)

```

```

(defnode aluSout
  (class condpla internal)
)

```

```

(depends cALUmsb)
(update
  cALUmsb))

(defnode Ain0
  (depends Aprocessed)
  (update
    (Equal Aprocessed 0)))

(defnode cAin0
  (depends Ain0 phi3)
  (update
    (If3way phi3
      Ain0
      cAin0
      UNK)))

(defnode pCONDvalid
  (class condpla external)
  (depends aluSout caluZout aluVout aluCout cDST1s)
  (doc "combinational output of condpla which indicates a valid
    condition")
  (update
    (Or (And caluZout (Equal cDST1s #o04)) ;EQ
      (And (Not caluZout) (Equal cDST1s #o05)) ;NE
      (And (Or (And aluSout (Not aluVout))
        (And (Not aluSout) aluVout))
        (Equal cDST1s #o02)) ;LT
      (And (Not (Or (And aluSout (Not aluVout))
        (And (Not aluSout) aluVout)))
        (Equal cDST1s #o03)) ;GE
      (And (Or (And aluSout (Not aluVout))
        (And (Not aluSout) aluVout)
        caluZout)
        (Equal cDST1s #o06)) ;LE
      (And (Not (Or (And aluSout (Not aluVout))
        (And (Not aluSout) aluVout)
        caluZout))
        (Equal cDST1s #o07)) ;GT
      (And (Not aluCout) (Equal cDST1s #o12)) ;LTU or IN0
      (And aluCout (Equal cDST1s #o13)) ;GEU or OUT0
      (And (Or (Not aluCout) caluZout) (Equal cDST1s #o16)) ;LEU
      (And (Not (Or (Not aluCout) caluZout)) (Equal cDST1s #o17)) ;GTU
      (Equal cDST1s #o01) ;always
      (And (Or (Not aluCout) caluZout)(Not cAin0) (Equal cDST1s #o22));IN1
      (And (Or (Not (Or (Not aluCout) caluZout)) cAin0) (Equal cDST1s #o23));OUT1
    )
  )

```

```

)
)

;*****

(defnode skipCONDvalid
  (depends phi3 phi1 RESET WAIT2 pCONDvalid skipCONDenable)
  (doc "condition valid signal used internally.")
  (update
    (If3way RESET
      OFF
      (If3way phi2
        skipCONDvalid ;refresh
        (If3way (And phi1 (Not WAIT2))
          (And pCONDvalid skipCONDenable)
          skipCONDvalid
          UNK
        )
      )
      UNK
    )
  )
  UNK
)
)

(defnode lateskip
  (depends phi2)
  (update
    (If3way phi2
      skipCONDvalid
      lateskip
      UNK)))

(defnode CPIPEskip
  (depends lateskip skipCONDvalid)
  (update
    (Not (Or lateskip (Not skipCONDvalid))))))

```

```

;*****
;
; SOAR trap and interrupt handling logic      JMP, PFF
;
;*****

; The two external interrupts are sampled during phi2, and the
; sampled interrupt input is gated into the control PLAs during phi3.
; The interrupt sequence will start on the next phi1 unless interrupts
; are disabled. Interrupts are disabled by the hardware, and are not
; reenabled until a reti instruction is executed. The interrupt vector
; (which vectors SOAR into a jump table) is formed by the concatenation
; of the TB with the cause of the interrupt (this includes the opcode),
; and is loaded into the MAL.
;
;   Interrupt or Trap vector <TB>:<4 bit "cause">:<6 bit opcode>
;
;
; Current "cause" encoding is;
;
; 0000   Illegal opcode
; 0001   Tag TRAP
; 0010   SWI
; 0011   window overflow
; 0100   window underflow
; 0101   data page fault
; 0110   trap instruction
; 0111   GS trap
; 1000   instruction page fault
; 1001   I/O request
;
;   The types of tag traps are:
;*****
;
; SHIFT Logic
;
; This is some of the ALU shift function that has been pushed
; into the trap pla1 to simplify the ALU. Bits 30 and 31 that result
; from a sra or srl in either tagged or non-tagged mode are
; output by the trap pla1
;
;
(defnode shiftAbus30
  (depends A1processed OPCODE1 CPIPE1s)
  (class tpla1 external)
  (doc "bit 30 of result after a srl or sra")

```

```

(update
  (Or (And (numbtosymb (Bits 6 6 CPIPE1s)) ;tagged mode
    (Memq OPCODE1 '(sra))
    (numbtosymb (Bits 30 30 Aprocessed)))) ;repeat sign bit
    (And (Not (numbtosymb (Bits 6 6 CPIPE1s))) ;untagged mode
      (Memq OPCODE1 '(sra srl))
      (numbtosymb (Bits 31 31 Aprocessed)))) ;take sign bit
;note that for tagged mode srl, bit 30 is 0
)
)

```

```

(defnode shiftAbus31
  (depends Aprocessed OPCODE1 CPIPE1s)
  (class tpla1 external)
  (doc "bit 31 of result after a sra or srl")
  (update
    (Or (And (numbtosymb (Bits 6 6 CPIPE1s)) ;tagged mode
      (Memq OPCODE1 '(sra srl))
      (numbtosymb (Bits 31 31 Aprocessed)))) ;retain bit 31 unchanged
      (And (Not (numbtosymb (Bits 6 6 CPIPE1s))) ;untagged mode
        (Memq OPCODE1 '(sra))
        (numbtosymb (Bits 31 31 Aprocessed)))) ;repeat sign bit
;note that for untagged mode srl, bit 31 is 0
    )
  )
)

```

```

;*****
;
; Interrupt Request fielding logic
;
; The IOINT & pagefINT asynch inputs are handled in the following manner.
; The input is gated on phi2 into a static flip-flop. The flip-flop
; output is sampled on phi3 (it is held on some node until the following
; ; phi2). The flip-flop is reset on phi1.
;

```

```

(defnode sampledIOINT
  (doc "sampled external IO interrupt. Static flip flop that sees input
    during phi2 and is reset during phi1")
  (depends IOINTin phi1 phi2) ;PSW omitted
  (update
    (If3way phi2
      (And IOINTin (numbtosymb (Bits 1 1 PSW))) ;make sure interrupt is
      ;enabled
      (If3way phi1
        OFF
        sampledIOINT
      )
    )
  )
)

```

```

        UNK
    )
    UNK
)
)
)

(defnode IOINT
  (depends phi3) ;sampledIOINT omitted
  (update
    (If3way phi3
      sampledIOINT
      IOINT
      UNK
    )
  )
)

; This asynchronous input is sampled during phi2
; to give the cache logic time to process a page fault

; pagefINTin must be valid sometime during phi2

(defnode sampledpagefINT
  (doc "sampled external page fault iinterrupt. Static flip flop that sees
    input during phi2 and is reset during phi1")
  (depends pagefINTin phi1 phi2)
  (update
    (If3way phi2
      pagefINTin
      (If3way phi1
        OFF
        sampledpagefINT
        UNK
      )
      UNK
    )
  )
)

;*****
;
; INSTRUCTION or DATA page fault distinguishing logic
;

(defnode datapagefINT
  (depends phi3) ;sampledpagefINT omitted

```

```

(update
  (If3way phi3
    (And sampledpagefINT pbusDtoINA)
    ;to isolate data page fault
    datapagefINT
    UNK
  )
)
)

```

```

(defnode instrpagefINT
  (depends phi3) ;sampledpagefINT omitted
  (update
    (If3way phi3
      (And sampledpagefINT (Not pbusDtoINA))
      instrpagefINT
      UNK
    )
  )
)
)

```

```

;*****
; The following signals are used as inputs to the trap pla, so must
; be captured by the phi2 clock for use during the next cycle
; for clarity, the entire busA and busB are captured (this makes
; the tag trap generation code easier to read), when in reality only
; the upper four bits of each bus is needed.

```

```

(defnode tCPIPE1s
  (depends phi2) ;CPIPE1s omitted
  (line 2 tCPIPE1s<6> tCPIPE1s<8>)
  (update
    (If3way phi2
      CPIPE1s
      tCPIPE1s
      UNK
    )
  )
)
)

```

```

; busA and busB must be captured before phi3 for use in tag
; trap detection

```

```

(defnode tbusA
  (depends busA phi2)
  (update
    (If3way phi2

```



```

        busA
        tbusA
        UNK
    )
)
)

(defnode tbusB
  (depends busB phi2)
  (update
    (If3way phi2
      busB
      tbusB
      UNK
    )
  )
)

;*****
; TAG TRAP Logic
;
; Tag definitions:
;
;   0   Integer
; 1000   Assistant
; 1001   Associate
; 1010   Full
; 1011   Emeritus
; 1111   Context
;
; Note : and and or must be used (instead of And and Or) when functions
;        return t or nil.

;*****
;
; The following functions convert t or nil to OFF or ON and vica versa.
;

(defun tconv (temp)
  (cond ((equal temp nil) OFF)
        ((equal temp t) ON)
        (t UNK)))

(defun itconv (temp)
  (cond ((equal temp OFF) nil)

```

```
((equal temp ON) t)
(t nil)))
```

```
*****
```

```
(defnode notanINT
  (depends tbusA tbusB tOPCODE1 tCPIPE1s )
  (class tpla internal)
  (doc "checks to see if A and B bus are both ints for the add, sub, logical,
    shift, skip, and trap instructions. If Immediate mode is used,
    then only the A bus is checked. If either operand is not an
    int, then this node goes high")
  (update
    (Or (And (Not (numbtosymb (Bits 8 8 tCPIPE1s)))
      (Memq tOPCODE1
        '(sll srl sra add sub xor and or skip
          trap1 trap2 trap3 trap4 trap5 trap6 trap7))
      (Or (Equal (Bits 31 31 tbusA) 1)
        (Equal (Bits 31 31 tbusB) 0))) ;busB is inverted
      (And (numbtosymb (Bits 8 8 tCPIPE1s))
        (Memq tOPCODE1 '(sll srl sra add sub xor and or skip
          trap1 trap2 trap3 trap4 trap5 trap6 trap7))
        (Equal (Bits 31 31 tbusA) 1))))))
```

```
(defnode loadTRAP
  (depends tbusA tbusB tOPCODE1 tCPIPE1s)
  (class tpla internal)
  (doc "if the instruction is a load or loadc, assert if
    (tbusA is an integer and either
      (the instruction is an immediate or tbusB is an integer)),
    or (tbusA is an OOP and the instruction is not an immediate
      and tbusB is an OOP)")
  (update
    (And (Memq tOPCODE1 '(load loadc))
      (Or (And (Equal (Bits 31 31 tbusA) 0) ; A is a small int (SI)
        (Or (And (Equal (Bits 31 31 tbusB) 1) ; B is SI
          (Not (numbtosymb (Bits 8 8 tCPIPE1s))))
          (numbtosymb (Bits 8 8 tCPIPE1s)) ; immediate
        ))
      (And (Not (numbtosymb (Bits 8 8 tCPIPE1s))) ; not immediate
        (Equal (Bits 31 31 tbusB) 0) ; B is OOP
        (Equal (Bits 31 31 tbusA) 1) ; A is OOP
        ))))
```

```
(defnode RXint
  (depends tbusA tOPCODE1 )
```

```

(class tpla internal)
(doc "Since stores can only be immediate,
     check the A bus to make sure it is an oop for
     tagged mode stores. A trap occurs if the A bus is an int")
(update
  (And (Equal (Bits 31 31 tbusA) 0)
        (Memq tOPCODE1 '(store))))
)
)

```

```

; RDcontext will always be on during the precharge phase since the context
;   flag is 1111 (and its tagged mode)

```

```

(defnode RDcontext
  (depends tbusB tOPCODE1 )
  (class tpla internal)
  (doc " Check the B bus to see if
        the store data is a context. (tagged mode of course)")
  (update
    (And (Memq tOPCODE1 '(store ))
          (Equal (Bits 31 28 tbusB) 0)) ;busB is inverted
    )
  )
)

```

```

(defnode ptagcompare
  (depends busA busB)
  (class tagcompla external)
  (doc "comparison of busA and busB tag bits to be used in the S1older
        trap check the node is high if busB is older than busA. possible
        implemented with a subtractor.")
  (update
    (Or (numbtosymb (Bits 31 31 busB))
        (Not (numbtosymb (Bits 31 31 busA))))
        (numbtosymb (Bits 30 30 busA))
        (And (numbtosymb (Bits 30 30 busB))
              (Not (numbtosymb (Bits 30 30 busA))))
        (Or (And (Not (numbtosymb (Bits 29 29 busB)))
                 (Not (numbtosymb (Bits 29 29 busA))))
            (And (Not (numbtosymb (Bits 28 28 busB)))
                 (Not (numbtosymb (Bits 29 29 busA))))
            (And (Not (numbtosymb (Bits 28 28 busA)))
                 (Not (numbtosymb (Bits 29 29 busB))))
            (And (Not (numbtosymb (Bits 29 29 busA)))
                 (Not (numbtosymb (Bits 28 28 busA))))
            (And (Not (numbtosymb (Bits 28 28 busB)))
                 (Not (numbtosymb (Bits 29 29 busB))))))))))

```

```

(defnode tagcompare
  (depends phi2 ptagcompare)
  (update
    (If3way phi2
      ptagcompare
      tagcompare
      UNK)))

(defnode S1older
  (depends tOPCODE1 tagcompare)
  (class tpla internal)
  (doc "store data should be younger than S1, so check to see if busA
    is older than busB contents")
  (update
    (And (Not tagcompare) (Memq tOPCODE1 '(store )))
  )
)

(defnode nonLIFO
  (depends tbusA tOPCODE1 )
  (class tpla internal)
  (doc "check to see if the return address is an OOP, the return addr is
    specified in the RM field which is read out on busA")
  (update
    (And (Equal (Bits 31 31 tbusA) 1)
      (Memq tOPCODE1 '(ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7)))
  )
)

;*****
; enable predicates

(defnode pov_unflow
  (class tpla external)
  (doc "opcode predicate to ov_unflow that is generated by tpla")
  (depends tOPCODE1 tCPIPE1s)
  (update
    (And (numbtosymb (Bits 6 6 tCPIPE1s))(Memq tOPCODE1 '(sub add sll)))
    ;predicate is low if not a tagged instruction
  )
)

(defnode skipCONDenable
  (depends tOPCODE1)
  (class tpla external)

```

```

(doc "signal that indicates the current instruction should look at
    condition codes")
(update
  (Memq tOPCODE1 '(skip))
)
)

```

```

;*****
;
; WINDOW OVERFLOW/UNDERFLOW DETECT LOGIC
;

```

```

(defnode winoverflow
  (depends changedCWP phi3) ;changeCWP1 SWPs omitted
  (doc "Overflow occurs if the CWP is one greater than the SWPs and
    a call is about to be made")
  (update
    (If3way phi3
      (If3way changeCWP1
        (Equal changedCWP (Bits 6 4 SWPs))
        OFF
        UNK)
      winoverflow
      UNK)
    )
  )
)

```

```

(defnode changeCWP2t
  (depends OPCODE1 smOPCODE1 WAIT)
  (class cpla1 external)
  (doc "used to catch windowunderflow before the return has completed")
  (update
    (And (Not WAIT) (Memq OPCODE1 '(ret1 ret3 ret5 ret7))))
)

```

```

(defnode winunderflow
  (depends changedCWP phi3) ;SWPs changeCWP2t omitted
  (doc "Underflow occurs if the CWP is one less than the SWPs and
    a return is about to be made and the W option bit is set")
  (update
    (If3way phi3
      (If3way changeCWP2t
        (Equal changedCWP (Bits 6 4 SWPs))
        OFF
        UNK)
      winunderflow
      UNK)
    )
  )
)

```

```

)

;*****
;
; SOFTWARE INTERRUPT DETECT LOGIC
;

(defnode SWI
  (depends phi2) ;Azeroforce CPIPE1s PSW omitted
  (doc "software interrupt on a call or jmp (fast shuffle instruction)
    depends on bit 6 of the CPIPE (normally the % bit)")
  (update
    (If3way phi2
      (And Azeroforce
        (numbtosymb (Bits 0 0 PSW))
        (numbtosymb (Bits 6 6 CPIPE1s)))
      SWI
      UNK
    )
  )
)

;*****
;
; TRAP/INTERRUPT signal generation logic
;
; NOTE: all tag trap conditions except for Mem(RX+ S2) and overflow/under
; flow are valid at the end
; of phi2.
; No traps or interrupts allowed on power up
;
;

(defnode TAGtrap
  (depends tCPIPE1s notanINT loadTRAP RXint )
  (class tpla internal external)
  (update
    (And (numbtosymb (Bits 6 6 tCPIPE1s)) ;tagged mode?
      (Or notanINT loadTRAP RXint)
    ))
  )
)

(defnode TRAP
  (depends phi3 phi1 RESET WAIT2 validtrapi GStrap latetrap intTAGtrap
    illegalopc SWI winoverflow winunderflow instrpagefINT IOINT datapagefINT)
  (update
    (If3way RESET

```

```

OFF
(If3way phi2
  TRAP
  (If3way (And phi1 (Not WAIT2))
    (And (Not latetrap)
      (Or validtrapi
        GStrap
        intTAGtrap
        illegalopc
        SWI
        winoverflow
        winunderflow
        instrpagefINT
        IOINT
        datapagefINT))
      TRAP
      UNK)
    UNK)
  UNK)))

```

```

(defnode latetrap
  (depends phi2)
  (update
    (If3way phi2
      TRAP
      latetrap
      UNK)))

```

```

(defnode CPIPEtrap
  (depends latetrap TRAP)
  (update
    (Not (Or latetrap (Not TRAP)))))

```

```

;*****
;
; Trap/Interrupt Priority Encoder Logic
;
; Crude priority encoder (Vector assignments as per table
;   ; 6.1 of SOAR architecture document).
;
; The trap pla2 is used for encoding of the trap reason. there
; may be a more efficient way but since the necessary signals
; are already inputs to the PLA, this method was chosen.
; The encoding was only slightly optimized, in the interest of
; minimizing errors. It is assumed POP will do the rest.

```

```

(defnode trapinstr

```

```
(class tpla external)
(depends tOPCODE1)
(doc "indicates when a trap instruction is executing, intended to make
the trap reason encoding easier to read")
(update
(Memq tOPCODE1 '(trap1 trap2 trap3 trap4 trap5 trap6 trap7))))
```

```
(defnode validtrapi
(depends pCONDvalid trapinstr)
(update
(And pCONDvalid trapinstr)))
```

```
(defnode GStrap
(depends S1older nonLIFO RDcontext)
(class tpla external)
(doc "indicates when a Garbage collection/scavenging trap is executing,
is intended to make the trap reason encoding easier to read")
(update
(And (Or S1older nonLIFO RDcontext) (numbtosymb (Bits 6 6 tCPIPE1s))))
)
)
```

```
(defnode intTAGtrap ;internal TAG trap
(depends TAGtrap aluVout pov_unflow)
(doc "logically the same as externally generated TAGtrap signal, except
withought the skip disqualifier. Not a critical path")
(update
(Or TAGtrap (And aluVout pov_unflow))
)
)
```

```
*****
```

```
(defnode TRAPreason0
(depends IOINT instrpagefINT GStrap validtrapi datapagefINT winunderflow
winoverflow SWI intTAGtrap illegalopc)
(class tpla2 external)
(update
(And (Not illegalopc)
(Or (And IOINT
(Not instrpagefINT)(Not validtrapi)(Not winunderflow)
(Not SWI))
(And GStrap
(Not validtrapi)(Not winunderflow)(Not SWI))
(And datapagefINT
(Not winunderflow)(Not SWI))
```



```

        (And winoverflow
          (Not SWI))
        intTAGtrap))
    )
)

(defnode TRAPreason1
  (depends GStrap validtrapi datapagefINT winunderflow winoverflow SWI
    intTAGtrap illegalopc)
  (class tpla2 external)
  (update
    (And (Not (Or illegalopc intTAGtrap))
      (Or (And GStrap
        (Not datapagefINT)(Not winunderflow))
        (And validtrapi
          (Not datapagefINT)(Not winunderflow))
        winoverflow
        SWI))
    )
)

(defnode TRAPreason2
  (depends GStrap validtrapi datapagefINT winunderflow winoverflow SWI
    intTAGtrap illegalopc)
  (class tpla2 external)
  (update
    (And (Not (Or winoverflow SWI intTAGtrap illegalopc))
      (Or GStrap
        validtrapi
        datapagefINT
        winunderflow))
    )
)

(defnode TRAPreason3
  (depends IOINT instrpagefINT GStrap validtrapi datapagefINT winunderflow
    winoverflow SWI intTAGtrap illegalopc)
  (class tpla2 external)
  (update
    (And (Not (Or GStrap validtrapi datapagefINT winunderflow winoverflow
      SWI intTAGtrap illegalopc))
      (Or instrpagefINT IOINT))
    )
)

```

```

;*****

```

```

(defnode TRAPreason
  (depends phi1 phi3)
  (doc "this node collects the four bits out of tpla that form the trap
        reason into a single value")
  (update
    (If3way phi3
      TRAPreason ;refresh
      (If3way (And phi1 (Not WAIT2))
        (Logor (symbtonumber TRAPreason0)
          (Logor (Lsh (symbtonumber TRAPreason1) 1)
            (Logor (Lsh (symbtonumber TRAPreason2) 2)
              (Lsh (symbtonumber TRAPreason3) 3))))))
      TRAPreason
      UNK
    )
  )
  UNK
)
)
)

```

```

;*****
;
; EXTERNAL LOGIC/SIGNALS                                JMP, PFF
;
; Description of external inputs so that slang description can be
; simulated. This is a temporary kluge.
;
; these nodes are made arbitrarily dependent on one clock phase so
; that they and all their descendents are evaluated only once per
; cycle

```

```

(defnode RESETin
  (depends phi3)
  (update RESETin)
)

```

```

(defnode WAITin
  (depends phi3)
  (update WAITin)
)

```

```

(defnode pagefINTin
  (depends RESETin)
  (update OFF))

```

```

(defnode IOINTin
  (depends RESETin)
  (update OFF)
)

```

```

;*****
;
; The following nodes model the external fast shuffle logic
;

```

```

(defnode MALlatch
  (depends phi1)
  (update
    (If3way phi1
      MALm
      MALlatch
      UNK)))

```

```

(defnode extaddrmux

```

```

(depends FSHCNTL MAlatch extMALS)
(doc "the external address mux that selects between the
    addr output by the chip and the addr latched in an
    external latch on the previous instruction fetch.")
(update
  (If3way FSHCNTL
    (Bits 27 0 MAlatch) ;take the memory addr output from the chip
    extMALS ;take the external memory addr latch value
    UNK
  )
)
)
)

```

```

; NOTE: For this extMAL to function properly, traps and interrupts must
;       restart the instruction just fetched.

```

```

(defnode extMALm
  (depends phi3 DATABUSin WAIT) ;I_D omitted
  (doc "the external memory addr latch")
  (update
    (If3way (And phi3 (Not WAIT) I_D) ;only latch if an instruction fetch
      (Bits 27 0 DATABUSin) ;get lower 28 bits
      extMALm ;refresh is not explicitly included here
      UNK
    )
  )
)
)

```

```

(defnode extMALS
  (depends phi1 ) ;extMALm omitted
  (update
    (If3way phi1
      extMALm
      extMALS
      UNK
    )
  )
)
)

```

```

*****
;
;      MEMORY                JMP, PFF
;
; The off-chip memory is represented in the form of an association-list
; which is the value of the (global) variable: memory_list
;
; The pairs in the above association list consist of:
;   A 28 bit integer address (in octal)
;   A list which represents symbolically the contents of that word
;
; This list can be:
;
;   An 8 field instruction
;   A 2 field integer
;
; The formats of these lists are:
;
;   (s1 s2 s3 s4 s5 s6 s7 s8)
;     s1: i for instruction
;     s2: the integer representing the assembled value
;     s3: % for non-tagged (0), n% for tagged (1) for calls and jumps
;           n% means SI on (1)
;           % means SI off (0)
;     s4: symbolic opcode (ex: reti, add)
;     s5: dst reg # (ex: 0, 17, 31) (data src reg for stores)
;     s6: src1 reg # (drives busA)
;     s7: i for immediate, ni for not immediate (must be i for stores)
;     s8: src2 reg or immediate data
;           immediate data in octal (ex: #o0351)
;
;   (s1 s2)
;     s1: d for data
;     s2: data (in octal)
;
*****

; Symbolic to numeric translation
;
(defun memory_s2n (s)
  (let ((type (car s)))
    (cond
      ((eq type 'i)
       (cadr s))

```

```

((eq type 'd)
 (If (eq I_D ON)
  then
    (warning "attempting to fetch data as an instruction")
    ; We do not need/want more than the warning message.
    ; Otherwise, slang will halt before the last instruction
    ; has a chance to finish! This causes problems when
    ; comparing outputs of simulators. It would also cause a
    ; problem if there is a data word following a return
    ; instruction: the data word is fetched but not executed.
    ; Ideally, we want to stop if a data word enters CPIPE1s, but
    ; that would require more logic and code than I am willing
    ; to do right now.
    ; If you want slang to stop without human intervention, the
    ; only way to do it is by counting clocks.
  )
 (If (equal (type (cadr s)) 'bignum)
  then
    (iofb (cadr s))
    else (cadr s))))))

```

```

; all this goes away
; (If (or (eq (caddr s) 'call)
; (eq (caddr s) 'jmp))
; then (Logor
; (If (not (eq (cadr s) '%))
; then (Lsh 1 29) ;from bit 0 to bit 29
; else 0)
; (Logor (Lsh (Bits 5 0 (symbtonumopcode(caddr s))) 23)
; ;opcode
; (caddr s))) ;address
; else (Logor
; (Lsh 1 30) ;not a fast shuffle instruction
; (Logor
; (If (not (eq (cadr s) '%))
; then (Lsh 1 29) ;from bit 0 to bit 29
; else 0)
; (Logor (Lsh (Bits 5 0 (symbtonumopcode (caddr s))) 23)
; (+ (If (or (eq (caddr s) 'store)
; (eq (caddr s) 'storem))
; then (Lsh (Bits 11 7 (caddrdddr s)) 18)
; ;upper 5 bits of constant goe
; ;into normal DST field area
; else (Lsh (caddr s) 18)) ;normal DST
; (Lsh (caddrdddr s) 13) ;SRC1
; (If (eq (caddrdddr s) 'i)
; then (Lsh 1 12) ;set immed on

```

```

;
;           else 0)
;           (If (or (eq (caddr s) 'store)
;                   (eq (caddr s) 'storem))
;               then (+ (Lsh (caddr s) 7)
;                       (Bits 6 0 (caddr s))))
;           else (If (eq (caddr s) 'i)
;                   then (Bits 11 0 (caddr s))
;                   ;beware them negative immeds!
;                   else (Lsh (caddr s) 7))))))
;
; ((eq type 'd)
;   (If (eq I_D ON)
;       then
;       (warning "attempting to fetch data as an instruction")
;       (simulationend)
;       else
;       (If (equal (type (cadr s)) 'bignum)
;           then
;           (iofb (cadr s))
;           else (cadr s))))
;   (t UNK)))
;
;

```

; Function to convert bignum to fixnum, courtesey of keith sklower

```

(defun iofb (arg)
  (prog (handy)
    (setq handy (bignum-to-list arg))
    (setq handy (+ (car handy) (lsh (cadr handy) 30)))
    (return handy)))

```

;
; Symbolic to Numeric opcode correspondence
;
; Note: This opcode assignment is tentative (3/23/83)
; 30 "opcodes" encoded in 7 bits. MSB bit distinguishes fast
; shuffle instructions
;
; *****

```

(declare (special symbopcenc))

(setq symbopcenc '( (flush #o104) (srl #o140)
                  (TRAP #o105) (sll #o151)
                  (SKIP #o106) (sra #o142)
                  (ret0 #o110) (xor #o144)

```

```

(ret1 #o111) (and #o146)
(ret2 #o112) (or #o147)
(ret3 #o113)
(ret4 #o114) (skip #o120)
(ret5 #o115) (trap1 #o121)
(ret6 #o116) (trap2 #o122)
(ret7 #o117) (trap3 #o123)
              (trap4 #o124)
(add #o150)   (trap5 #o125)
(sub #o152)   (trap6 #o126)
(extract #o154) (trap7 #o127)
(insert #o156)

(load0 #o160) (store0 #o170)
(load1 #o161) (store1 #o171)
(load2 #o162) (store2 #o172)
(load3 #o163) (store3 #o173)
(load4 #o164) (store4 #o174)
(load5 #o165) (store5 #o175)
(load6 #o166) (store6 #o176)
(load7 #o167) (store7 #o177)
(load #o134)  (store #o130)
(loadm #o136) (storem #o132)
(loadc #o135)

```

```

(jmp #o001)
(call #o000))

```

```

(defun symbtonumopcode(s) ;opcode is given in octal
  (let ((x (assq s symbopcenc)))
    (If x then (cadr x) else (If (numberp s) then s else UNK))))

```

;NOTE: if x is non-nil, then If evaluates

; loadc is the load class instruction

;

; jmp really occupies opcode space o4x, o5x, o6x, o7x

; call really occupies opcode space o0x, o1x, o2x, o3x

;

; Calli, flush, and exception are not user visible.

; Flush is forced into the pipe fo flush a currently executing
 ; instruction (on ret, or traps)

;

;

; Numeric to Symbolic translation

;


```
(defun memory_n2s (n)
  (list 'd n))
```

```
-----
;----- MEMORY_INITIALIZE
;-----
```

```
(declare (special memory_list prog_files))
```

```
(defun memory_initialize ()
  ; Load the files given in prog_files (in sim.l)
  (setq memory_list (list '(#x10000000 (d 0)))) ; dummy
  (do ((files prog_files (cdr files))
        ((null files)
         (load (uconcat 'progs/ (car files)))))
```

```
-----
;----- MEMORY_READ
;-----
```

```
(defun memory_read (addr)
  ; Return the numeric contents of that location
  (let ((pair (assoc addr memory_list))) ; locate pair
    (if (null pair)
        then 'UNK ; uninitialized
        else (memory_s2n (cadr pair)))) ; contents as numeric data!
```

```
(defun MemoryContent (Addr)
  ;
  ; Used by memorycheck, defined by larus.
  ;
  (memory_read Addr))
```

```
(defun smemread (addr)
  ; Return the symbolic contents of that location
  (let ((pair (assoc addr memory_list))) ; locate pair
    (if (null pair)
        then 'UNK ; uninitialized
        else (cadr pair)))) ; as symbolic data!
```

```
(defun nummemprint ()
  (let ((cntr 0))
    (do ((port (outfile 'instrfile))
```

```

    (inst (assoc cntr memory_list)))
  ((null inst) (close port))
  (cprintf '|%0x| (memory_s2n (cadr inst)) port)
  (terpr port)
  (setq cntr (1+ cntr))))))

```

```

;-----
;----- MEMORY_PRINT
;-----

```

```

(defun memprint () ; print the contents of the memory
  (let ((addr (- (caar memory_list) 1)))
    (do ((list memory_list (cdr list))
        ((null list))
        (let* ((pair (car list))
              (cont (cadr pair))
              (type (car cont)))
          (If (not (= & (car pair) (1+ addr)))
              then (terpri))
          (setq addr (car pair))
          (If (memq type '(d))
              then
                (If (bigp (cadr cont))
                    then (setq cont
                          (ConvertToPrintBase (iofb (cadr cont))))
                    else (setq cont (ConvertToPrintBase (cadr cont))))
              else (setq type 'i))
          (princ addr) (princ '| |)
          (princ type) (princ '| |)
          (princ cont) (terpri))))))

```

```

;*****
;
; RFILE_PRINT
;

```

```

(defun rfprintf (cwp)
  ; Print the window of 8 registers pointed to by the cwp parameter
  (let ((startcnt)
        (stopcnt))
    (If (eq cwp 'specials)
        then
          (setq startcnt 0)
          (setq stopcnt 0)
          (setq cwp 0) ;CWP is immaterial
          (printspecials)
        elseif (eq cwp 'globals)

```

```

then
  (setq startcnt 31)
  (setq stopcnt 23)
  (setq cwp 0) ;CWP is immaterial
  elseif (eq cwp 'highs)
  then
    (setq startcnt 15)
    (setq stopcnt 7)
    (setq cwp CWPs)
    elseif (eq cwp 'lows)
    then
      (setq startcnt 7)
      (setq stopcnt -1)
      (setq cwp CWPs)
    else
      (setq startcnt 15)
      (setq stopcnt 7))
  (do ((i startcnt (- i 1))
      (temp))
      ((=& i stopcnt))
      (princ '|Register |)
      (princ i)
      (princ '| |)
      (setq temp (ConvertToPrintBase (rf (regdecode cwp i))))
      (if (equal temp UNK)
          then (princ 'UNK)
          else (princ temp))
      (terpri))))

```

```

;*****

```

```

(defun printspecials ()
  (let (( ))
    (princ '|OPC,PSW,shDST |)
    (princ
     (ConvertToPrintBase (Logor (Lsh PSW 5) (Logor (Lsh shOPC 8) shDST))))
    (terpri)
    (princ '|CWPs          |)(princ (ConvertToPrintBase CWPs))(terpri)
    (princ '|TBs          |)(princ (ConvertToPrintBase TBs))(terpri)
    (princ '|SWPs         |)(princ (ConvertToPrintBase SWPs))(terpri)
    (princ '|SHA          |)(princ (ConvertToPrintBase SHA))(terpri)
    (princ '|SHB          |)(princ (ConvertToPrintBase SHB))(terpri)
    (princ '|PCs          |)(princ (ConvertToPrintBase PCs))(terpri)
    ))

```

```

;*****

```

```

(defun RegisterContent (Number)
;
; Used by registercheck, defined by larus, Pendleton.
;
;
  (if (eq Number 23)
    then (Logor (Lsh PSW 5) (Logor (Lsh shOPC 8) shDST))
    elseif (eq Number 22)
      then (Lsh CWP 4)
      elseif (eq Number 21)
        then TBs
        elseif (eq Number 20)
          then SWPs
          elseif (eq Number 19)
            then SHA
            elseif (eq Number 18)
              then SHB
              elseif (eq Number 17)
                then PCs
                elseif (eq Number 16)
                  then 0
                  else (rf (regdecode CWP Number))))

```

```

;-----
;----- MEMORY_WRITE
;-----

```

```

(defun memory_write (addr data)
; Returns t if successful, and nil iff (unsuccessful) attempt to
; write instruc.
  (let ((pair (assoc addr memory_list)))
    (if (null pair) ; not there yet
      then
        (nconc memory_list ; put it
          (list (setq pair (list addr (list 'd 0))))))
      ; DETERMINE CONTENTS
      (if (eq (car (cadr pair)) 'i)
        then nil)
      ; WRITE
      (rplaca (cdr pair) (memory_n2s data))
      t))

```

```

;*****

```

```


(defun memorywrite
  (depends phi3) ;RD_WR, DATABUSin extaddrmux omitted

```


```
(update
  (If3way (And phi3 (Not RD_WR))
    (If (not (memory_write extaddrmux DATABUSin))
      then (warning "self modifying code!!"))
    memorywrite
    UNK
  )
)
```

Appendix C Circuit Block Logic Diagrams


Block Diagram





Block Diagram (cont.)



Block Diagram- Control




DataOut




DataOut cell


SXT/DIL



SXT/DIL (cont.)





SXT1 cell





SXT2 cell

DIL





DIL cell

LOADL





InputDr





InputDr cell



Register File



Precharge





SHA





SHA cell

SHB





SHB cell


DestDr




DestDr cell



StoA (cont.)





StoA blank cell





StoA cell

INAm




INAm cell



INBm





INBm cell



EX/INS (cont.)



Precharged



Precharged cell

ALU

nibble_MSB
nibble
nibble
nibble
nibble
nibble
nibble
nibble




bussel_31	funcs	shft_31	sum	carry
bussel_30	funcs_30	shft_30	sum	
bussel	funcs	shft	sum	
bussel	funcs	shft	sum	

nibble_MSB


bussel	funcs	shft	sum	carry
bussel	funcs	shft	sum	
bussel	funcs	shft	sum	
bussel	funcs	shft	sum	

nibble


ALU (cont.)



ALU (cont.)






funcs_30





funcs


ALU (cont.)





ALU (cont.)




ALU (cont.)









Destlatch (cont.)





Destlatch1 cell





Destlatch2 cell



firstPC (cont.)




PCIncr




PCIncrPair cell


PCIncr (cont.)





PCIncrOdd cell




PCIncrEven cell




lastPC









TB (cont.)





TBblank cell




SWP




SWPcompare



SWPcompare (cont.)




CMPoddDC cell




CWPevenDC cell

SWPcompare (cont.)





CMPoddOR cell





CMPEvenOR cell

AddressOut





AddressOut cell


Decoders





PTRmux









Decoders- Ddecode





Decoders- S2decode



Decoders- S1decode





Decoders- muxes




D2


PSW



PSWDr






PSW (cont.)






PSW<0> cell



shOPC




shDST





SRC1




SRC1Dr



SRC2





SRC2Dr





SRC2 cell


SRC2 (cont.)



DST1





DST1Dr





DST1 cell


DST1 (cont.)





DST2



DST2Dr




DST2 (cont.)





CPIPE1


CPIPE1Dr								
CPI1m	CPI1F	CPI1T	CPI1S	CPI1L	CPI1R	CPI1M	CPI1N	CPI1s




CPIPE1- CP1s




CPIPE1- CP1F




CPIPE1- CP1T




CPIPE1- CP1S




CPIPE1- CP1L




CPIPE1- CP1R






CPIPE1- CP1M





CPIPE1- CP1N



CPIPE1- CP1m




CPIPE2




CPIPE2Dr

CPIPE2 (cont.)




CPIPE21 cell



CPIPE20 cell


CWP

CWPD _r	
CWP cell	CWP+/-
CWP cell	
CWP cell	




CWPD_r




CWP (cont.)




CWP cell




DSTs







Driver2




Driver3




Driver4




Driver5









Driver7




Driver8




drivers (cont.)



drivers




D3




D4


drivers (cont.)




D8




Miscellaneous Logic (cont.)




Miscellaneous Logic (cont.)




Miscellaneous Logic (cont.)




Miscellaneous Logic (cont.)




Miscellaneous Logic (cont.)



Miscellaneous Logic (cont.)



Miscellaneous Logic (cont.)



op1

op1	CPIPER<9>	<7>	<5>	<4>	<3>	<2>	<1>	<0>
call	0	0	0	x	x	x	x	x
jmp	0	1	0	x	x	x	x	x
flush	0	1	0	0	0	1	0	0
TRAP	0	1	0	0	0	1	0	1
SKIP	0	1	0	0	0	1	1	0
ret0	0	1	0	0	1	0	0	0
ret1	0	1	0	0	1	0	0	1
ret2	0	1	0	0	1	0	1	0
ret3	0	1	0	0	1	1	0	1
ret4	0	1	0	0	1	1	0	1
ret5	0	1	0	0	1	1	0	1
ret6	0	1	0	0	1	1	1	1
ret7	0	1	0	0	1	1	1	1
skip	0	1	0	1	0	0	0	0
trap1	0	1	0	1	0	0	0	1
trap2	0	1	0	1	0	0	1	0
trap3	0	1	0	1	0	0	1	1
trap4	0	1	0	1	0	1	0	1
trap5	0	1	0	1	0	1	1	0
trap6	0	1	0	1	0	1	1	1
trap7	0	1	0	1	0	1	1	1
store	0	1	0	1	1	0	1	0
storem	0	1	0	1	1	0	1	0
load	0	1	0	1	1	1	0	0
loadc	0	1	0	1	1	1	0	1
loadm	0	1	0	1	1	1	1	0
srl	0	1	1	0	0	0	0	0
sra	0	1	1	0	0	1	1	0
xor	0	1	1	0	0	1	0	0
and	0	1	1	0	0	1	1	0
or	0	1	1	0	0	1	1	1
add	0	1	1	0	1	0	0	1
all	0	1	1	0	1	0	0	1
sub	0	1	1	0	1	0	1	0
extract	0	1	1	0	1	1	0	0
insert	0	1	1	0	1	1	1	0
load0	0	1	1	1	0	0	0	0
load1	0	1	1	1	0	0	1	1
load2	0	1	1	1	0	0	1	0
load3	0	1	1	1	0	0	1	1
load4	0	1	1	1	0	0	1	0
load5	0	1	1	1	0	1	0	1
load6	0	1	1	1	0	1	1	0
load7	0	1	1	1	0	1	1	1
store0	0	1	1	1	1	0	0	1
store1	0	1	1	1	1	0	0	1
store2	0	1	1	1	1	0	1	0
store3	0	1	1	1	1	0	1	1
store4	0	1	1	1	1	1	0	0
store5	0	1	1	1	1	1	0	1
store6	0	1	1	1	1	1	1	0
store7	0	1	1	1	1	1	1	1

op2

op2	CPIPE2s<9>	<7>	<5>	<4>	<3>	<2>	<1>	<0>
call	0	0	0	x	x	x	x	x
jmp	0	0	1	x	x	x	x	x
flush	0	1	0	0	0	1	0	0
TRAP	0	1	0	0	0	1	0	1
SKIP	0	1	0	0	0	1	1	0
ret0	0	1	0	0	1	0	0	0
ret1	0	1	0	0	1	0	0	1
ret2	0	1	0	0	1	0	1	0
ret3	0	1	0	0	1	0	1	1
ret4	0	1	0	0	1	1	0	0
ret5	0	1	0	0	1	1	0	1
ret6	0	1	0	0	1	1	1	0
ret7	0	1	0	0	1	1	1	1
skip	0	1	0	1	0	0	0	0
trap1	0	1	0	1	0	0	0	1
trap2	0	1	0	1	0	0	1	0
trap3	0	1	0	1	0	0	1	1
trap4	0	1	0	1	0	1	0	0
trap5	0	1	0	1	0	1	0	1
trap6	0	1	0	1	0	1	1	0
trap7	0	1	0	1	0	1	1	1
store	0	1	0	1	1	0	0	0
storem	0	1	0	1	1	0	1	0
load	0	1	0	1	1	1	0	0
loadc	0	1	0	1	1	1	0	1
loadm	0	1	0	1	1	1	1	0
srl	0	1	1	0	0	0	0	0
sra	0	1	1	0	0	0	1	0
xor	0	1	1	0	0	1	0	0
and	0	1	1	0	0	1	1	0
or	0	1	1	0	0	1	1	1
add	0	1	1	0	1	0	0	0
sll	0	1	1	0	1	0	0	1
sub	0	1	1	0	1	0	1	0
extract	0	1	1	0	1	1	0	0
insert	0	1	1	0	1	1	1	0
load0	0	1	1	1	0	0	0	0
load1	0	1	1	1	0	0	0	1
load2	0	1	1	1	0	0	1	0
load3	0	1	1	1	0	0	1	1
load4	0	1	1	1	0	1	0	1
load5	0	1	1	1	0	1	0	1
load6	0	1	1	1	0	1	1	0
load7	0	1	1	1	0	1	1	1
store0	0	1	1	1	1	0	0	0
store1	0	1	1	1	1	0	0	1
store2	0	1	1	1	1	0	1	0
store3	0	1	1	1	1	0	1	1
store4	0	1	1	1	1	1	0	1
store5	0	1	1	1	1	1	1	0
store6	0	1	1	1	1	1	1	0
store7	0	1	1	1	1	1	1	1

top1

top1	tCPIPEIs<9>	<7>	<5>	<4>	<3>	<2>	<1>	<0>
call	0	0	0	x	x	x	x	x
jmp	0	0	1	x	x	x	x	x
flush	0	1	0	0	0	1	0	0
TRAP	0	1	0	0	0	1	0	1
SKIP	0	1	0	0	0	1	1	0
ret0	0	1	0	0	1	0	0	0
ret1	0	1	0	0	1	0	0	1
ret2	0	1	0	0	1	0	1	0
ret3	0	1	0	0	1	0	1	1
ret4	0	1	0	0	1	1	0	0
ret5	0	1	0	0	1	1	0	1
ret6	0	1	0	0	1	1	1	0
ret7	0	1	0	0	1	1	1	1
skip	0	1	0	1	0	0	0	0
trap1	0	1	0	1	0	0	0	1
trap2	0	1	0	1	0	0	1	0
trap3	0	1	0	1	0	0	1	1
trap4	0	1	0	1	0	1	0	0
trap5	0	1	0	1	0	1	0	1
trap6	0	1	0	1	0	1	1	0
trap7	0	1	0	1	0	1	1	1
store	0	1	0	1	1	0	0	0
storem	0	1	0	1	1	0	1	0
load	0	1	0	1	1	1	0	0
loadc	0	1	0	1	1	1	0	1
loadm	0	1	0	1	1	1	1	0
srl	0	1	1	0	0	0	0	0
sra	0	1	1	0	0	0	1	0
xor	0	1	1	0	0	1	0	0
and	0	1	1	0	0	1	1	0
or	0	1	1	0	0	1	1	1
add	0	1	1	0	1	0	0	0
sll	0	1	1	0	1	0	0	1
sub	0	1	1	0	1	0	1	0
extract	0	1	1	0	1	1	0	0
insert	0	1	1	0	1	1	1	0
load0	0	1	1	1	0	0	0	0
load1	0	1	1	1	0	0	0	1
load2	0	1	1	1	0	0	1	0
load3	0	1	1	1	0	0	1	1
load4	0	1	1	1	0	1	0	0
load5	0	1	1	1	0	1	0	1
load6	0	1	1	1	0	1	1	0
load7	0	1	1	1	0	1	1	1
store0	0	1	1	1	1	0	0	0
store1	0	1	1	1	1	0	0	1
store2	0	1	1	1	1	0	1	0
store3	0	1	1	1	1	0	1	1
store4	0	1	1	1	1	1	0	0
store5	0	1	1	1	1	1	0	1
store6	0	1	1	1	1	1	1	0
store7	0	1	1	1	1	1	1	1

d1

d1	cDST1<4>	<3>	<2>	<1>	<0>
01	0	0	0	0	1
02	0	0	0	1	0
03	0	0	0	1	1
04	0	0	1	0	0
05	0	0	1	0	1
06	0	0	1	1	0
07	0	0	1	1	1
12	0	1	0	1	0
13	0	1	0	1	1
16	0	1	1	1	0
17	0	1	1	1	1
22	1	0	0	1	0
23	1	0	0	1	1

Cpla1

CPIPE1load1* <- Not (And RESET* (Not WAIT) (Not (op1=load0 load1 load2 load3 load4 load5 load6 load7 store0 store1 store2 store3 store4 store5 store6 store7)))

pDATABUSintoLOADL <- And (Not WAIT) (Not (op1=store storem store1 store2 store3 store4 store5 store6 store7))

pALUtoPC* <- Not (And (op1=ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7 call jmp) RESET* (Not WAIT))

pPCIncr <- And RESET* (Not WAIT) (op1=flush TRAP SKIP insert extract add sub sll skip trap1 trap2 trap3 trap4 trap5 trap6 trap7 or xor sra srl and load0 store0)

lastPCload* <- Or WAIT (op1=TRAP)

PCtoMAL1* <- Not (And (Not WAIT) (op1=flush SKIP load0 store0 skip trap1 trap2 trap3 trap4 trap5 trap6 trap7 sra srl or xor add and sub sll extract insert))

pALUtoMAL* <- Not (And (Not WAIT) (op1=ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7 call jmp load loadc loadm store storem load1 load2 load3 load4 load5 load6 load7 store1 store2 store3 store4 store5 store6 store7))

enableINTS1* <- Not (op1=ret4 ret5 ret6 ret7)

SRC2smin1* <- Not (And (Not WAIT) (op1=storem store2 store3 store4 store5 store6 store7))

DST1min1* <- Not (And (Not WAIT) (op1=load1 load2 load3 load4 load5 load6 load7))

PCstuffoncall1* <- Not (And (Not WAIT) (op1=call) (Not (op1=TRAP)))

DST2step1* <- Not (And (Not WAIT) (Not (op1=call TRAP)))

CPIPE1flush* <- Not (And RESET* (op1=ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7 TRAP))

changeCWP1 <- And (Not WAIT) (op1=call)

changeCWP2t <- And (Not WAIT) (op1=ret1 ret3 ret5 ret7)

TRAP* <- Not (op1=TRAP)

Xcplal

RD_WR1* <- Not (op1=store0 store1 store2 store3 store4 store5 store6 store7)

storeSXT <- op1=store storem

pbusSHADOW* <- op1=load0 load1 load2 load3 load4 load5 load6 load7 store0
store1 store2 store3 store4 store5 store6 store7

pbusLtoINB* <- Not (Or (Not Azeroforce*) (Not pSXTtobusL*))

pSXTtobusL* <- Not (And CPIPE1s<8> (Not (op1=call jmp store0 store1
store2 store3 store4 store5 store6 store7))))

pLOADLtobusL* <- Not (op1=store0 store1 store2 store3 store4 store5 store6
store7)

pSTOREwrite* <- Not (op1=store0)

byteEX <- op1=extract

EX_INSpass <- Not (op1=extract insert)

selBIbar1 <- op1=sub storem loadm skip trap1 trap2 trap3 trap4 trap5 trap6
trap7 load1 load2 load3 load4 load5 load6 load7 store1 store2 store3 store4 store5
store6 store7

selaluOR* <- Not (op1=or)

selaluSR* <- Not (op1=sra srl)

selaluAND* <- Not (op1=and)

selaluXOR* <- Not (op1=xor)

selaluSUM* <- op1=extract insert xor or and sra srl

CPIPE1step* <- Not (Or (Not RESET*) (Not (op1=load1 load2 load3 load4
load5 load6 load7 store1 store2 store3 store4 store5 store6 store7 ret0 ret1 ret2
ret3 ret4 ret5 ret6 ret7 load loadc loadm store storem TRAP))))

CPIPE1loadc* <- Not (And RESET* (op1=load loadc))

CPIPE1store* <- Not (And RESET* (op1=store))

CPIPE1loadm* <- Not (And RESET* (op1=loadm load1 load2 load3 load4
load5
load6 load7))

CPIPE1storem* <- Not (And RESET* (op1=storem store1 store2 store3 store4
store5 store6 store7))

predecodeEA <- op1=load loadc store

aluCINbar <- Not (op1=sub loadm storem load1 load2 load3 load4 load5 load6
load7 store1 store2 store3 store4 store5 store6 store7 skip trap1 trap2 trap3 trap4
trap5 trap6 trap7 call jmp)

I_D <- op1=load0 load1 load2 load3 load4 load5 load6 load7 store0 store1 store2
store3 store4 store5 store6 store7

Cpla2

pLOADwrite <- op2=load0 load1 load2 load3 load4 load5 load6 load7

nillonreturn <- op2=ret2 ret3 ret6 ret7

writeRFaccess2 <- Not (op2=store storem store0 store1 store2 store3 store4
store5 store6 store7 load loadc loadm ret0 ret1 ret4 ret5 flush SKIP skip trap1
trap2 trap3 trap4 trap5 trap6 trap7 jmp)

busDtobusA2* <- Not (op2=call TRAP add sub and or xor sll srl sra insert
extract ret2 ret3 ret6 ret7)

pbusDtoINA* <- Not (op2=load loadc loadm store storem load1 load2 load3
load4 load5 load6 load7 store1 store2 store3 store4 store5 store6 store7)

DSTtobusD2* <- Not (op2=add sub ret2 ret3 ret6 ret7 srl sra and or xor
extract insert)

DSTvalid <- Not (op2=skip trap1 trap2 trap3 trap4 trap5 trap6 trap7 flush
store storem store7 store6 store5 store4 store3 store2 store1 store0 TRAP SKIP
call jmp)

opc2load <- op2=load0

lastPCtobusD1* <- Not (op2=TRAP call)

Apla

AIzeroforce* <- Not (op1=jump call)

readRFaccessA1* <- Not (And AIzeroforce* (Not (And SRCvalid DSTvalid SRC1equalDST2 (Not SRC1equal16))))

readRFaccessB1* <- Not (And AIzeroforce* (Not (And SRCvalid DSTvalid SRC2equalDST2 (Not SRC2equal16))))

AIzero1* <- Not (Or (Not AIzeroforce*) (And SRCvalid SRC1equal16))

busDtobusAa* <- Not (Or (Not preadSWPtoA*) (Not preadTBtoA*) (Not preadPCtoA*) (And SRCvalid DSTvalid (Not opc2load) SRC1equalDST2 (Not SRC1equal16))))

pForwardtoINB* <- Not (And SRCvalid DSTvalid (Not opc2load) SRC2equalDST2 (Not SRC2equal16))

DSTtobusDa2* <- Not (Or (Not pbusDtoINA*) (Not pForwardtoINB*) (And SRCvalid DSTvalid (Not opc2load) SRC1equalDST2 (Not SRC1equal16))))

preadPCtoA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>) (Not SRC1m1<2>) (Not SRC1m1<1>) SRC1m1<0>))

preadTBtoA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>) SRC1m1<2> (Not SRC1m1<1>) SRC1m1<0>))

preadSWPtoA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>)
SRC1m1<2> (Not SRC1m1<1>) (Not SRC1m1<0>))

SRC1equal16 <- And SRC1m1<4> (Not SRC1m1<3>) (Not SRC1m1<2>)
(Not SRC1m1<1>) (Not SRC1m1<0>)

SRCvalid <- Not (Or (op1=jump call) (Not pbusDtoINA*))

Aplal

LoadforwtoINA1* <- Not (And (Not SRC1equal16) SRC1equalDST2 opc2load
DSTvalid SRCvalid)

LoadforwtoINB1* <- Not (And (Not SRC2equal16) SRC2equalDST2 opc2load
DSTvalid SRCvalid)

pSHAtobusA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>)) (Not
SRC1m1<2>) SRC1m1<1> SRC1m1<0>))

pSHBtobusA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>)) (Not
SRC1m1<2>) SRC1m1<1> (Not SRC1m1<0>))

pbusStobusA* <- Not (Or (Not preadPSWtoA*) (Not preadCWPtoA*))

preadPSWtoA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>)
SRC1m1<2> SRC1m1<1> SRC1m1<0>))

preadCWPtoA* <- Not (And SRCvalid SRC1m1<4> (Not SRC1m1<3>)
SRC1m1<2> SRC1m1<1> (Not SRC1m1<0>))

Apla2

writetoSHA1* <- And (DSTvalid DST2<4> (Not DST2<3>) (Not DST2<2>) DST2<1> DST2<0>))

writetoSHB1* <- And (DSTvalid DST2<4> (Not DST2<3>) (Not DST2<2>) DST2<1> (Not DST2<0>))

p.writetoPC* <- Not (And DSTvalid DST2<4> (Not DST2<3>) (Not DST2<2>) (Not DST2<1>) DST2<0>))

p.writetoTB* <- Not (And DSTvalid DST2<4> (Not DST2<3>) DST2<2> (Not DST2<1>) DST2<0>))

p.writetoSWP* <- Not (And DSTvalid DST2<4> (Not DST2<3>) DST2<2> (Not DST2<1>) (Not DST2<0>))

writetoPSW1* <- Not (And DSTvalid DST2<4> (Not DST2<3>) DST2<2> DST2<1> DST2<0>))

writetoCWP1* <- Not (And DSTvalid DST2<4> (Not DST2<3>) DST2<2> DST2<1> (Not DST2<0>))

Tpla

TAGtrap <- And tCPIPE1s<6> (Or notanINT loadTRAP RXint)

notanINT <- Or (And (Not tCPIPE1s<8>) (top1=sll srl sra add sub xor and or skip trap1 trap2 trap3 trap4 trap5 trap6 trap7) (Or tbusA<31> (Not tbusB<31>))) (And tCPIPE1s<8> (top1=sll srl sra add sub xor and or skip trap1 trap2 trap3 trap4 trap5 trap6 trap7) tbusA<31>))

loadtrap <- And (top1=load loadc) (Or (And (Not tbusA<31>) (Or (And tbusB<31> (Not tCPIPE1s<8>)) tCPIPE1s<8>)) (And (Not tCPIPE1s<8>) (Not tbusB<31>) tbusA<31>))

RXint <- And (Not tbusA<31>) (top1=store)

pov_unflow <- And tCPIPE1s<6> (top1=sub add sll)

trapinstr* <- Not (top1=trap1 trap2 trap3 trap4 trap5 trap6 trap7)

GStrap <- And tCPIPE1s<6> (Or Slolder nonLIFO RDcontext)

Slolder <- And (Not tagcompare) (top1=store)

nonLIFO <- And tbusA<31> (top1=ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7)

RDcontext <- And (top1=store) (Not tbusB<28>) (Not tbusB<29>) (Not tbusB<30>) (Not tbusB<31>)

skipCONDenable* <- top1=skip

Tplal

```
shiftAbus30 <- Or (And CPIPE1s<6> (op1=sra) Ain<30>) (And (Not  
CPIPE1s<6>) (op1=sra srl) Ain<31>)
```

```
shiftAbus31 <- Or (And CPIPE1s<6> (op1=sra srl) Ain<31>) (And (Not  
CPIPE1s<6>) (op1=sra) Ain<31>)
```

Tpla2

TRAPreason<0> <- And (Not illegalopc) (Or (And IOINT (Not instrpagefINT) (Not validtrapi) (Not winunderflow) (Not SWI)) (And GStrap (Not validtrapi) (Not winunderflow) (Not SWI)) (And datapagefINT (Not winunderflow) (Not SWI)) (And winoverflow (Not SWI)) intTAGtrap*)

TRAPreason<1> <- And (Not (Or illegalopc (Not intTAGtrap*))) (Or (And GStrap (Not datapagefINT) (Not winunderflow)) (And validtrapi (Not datapagefINT) (Not winunderflow)) winoverflow SWI)

TRAPreason<2> <- And (Not (Or winoverflow SWI (Not intTAGtrap*) illegalopc)) (Or GStrap validtrapi datapagefINT winunderflow)

TRAPreason<3> <- And (Not (Or GStrap validtrapi datapagefINT winunderflow winoverflow SWI (Not intTAGtrap) illegalopc)) (Or instrpagefINT IOINT)

Tagcompla

```
ptagcompare <- Or busB<31> (Not busA<31>) busA<30> · (And
busB<30> (Not busA<30>) (Or (And (Not busB<29>) (Not busA<29>))
(And (Not busB<28>) (Not busA<29>)) (And (Not busA<28>) (Not
busB<29>)) (And (Not busA<28>) (Not busA<29>)) (And (Not busB<28>)
(Not busB<29>))))
```

Illpla

**pillegalopc <- Not (op1=flush SKIP TRAP ret0 ret1 ret2 ret3 ret4 ret5 ret6 ret7
load0 load1 load2 load3 load4 load5 load6 load7 store0 store1 store2 store3 store4
store5 store6 store7 srl sra insert extract add sll sub or xor and skip trap1 trap2
trap3 trap4 trap5 trap6 trap7 load loadm loadc store storem call jmp)**

Condpla

aluVout <- And cselaluSUM (Or (And (Not cAinMSB) (Not cBinMSB) caluMSB)
(And cAinMSB cBinMSB (Not caluMSB)))

aluCout <- And cselaluSUM (Or (And cAinMSB cBinMSB) (And cAinMSB (Not
caluMSB)) (And cBinMSB (Not caluMSB)))


aluSout <- caluMSB


pCONDvalid* <- Not (Or (.And caluZout (d1=04)) (And (Not caluZout)
(d1=05)) (And (Or (And aluSout (Not aluVout)) (And (Not aluSout)
aluVout) (d1=02)) (And (Not (Or (And aluSout (Not aluVout))
(And (Not aluSout) aluVout)))) (d1=03)) (And (Or (And aluSout (Not alu-
Vout)) (And (Not aluSout)
aluVout) caluZout) (d1=06)) (And (Not (Or (And aluSout (Not aluVout))
(And (Not aluSout) aluVout) caluZout)) (d1=07)) (And (Not aluCout)
(d1=12)) (And aluCout (d1=13)) (And (Or (Not aluCout) caluZout) (d1=16))
(And (Not (Or (Not aluCout) caluZout)) (d1=17)) (d1=01) (And (Or (Not alu-
Cout) caluZout) (Not cAin0) (d1=22)) (And (Or (Not (Or (Not aluCout) calu-
Zout)) cAin0) (d1=23)))




Appendix D

Input/Output Timing Specifications

Loading for these measurements was the chip package and a 10pF scope probe.







DXX (out)

DXX (out)

