Copyright © 1986, by the author(s).
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

# DOUBLE SCROLL VIA A TWO-TRANSISTOR CIRCUIT 

by
T. Matsumoto, L. O. Chua and K. Tokumasu

Memorandum No. M86/1
6 January 1986
by

T. Matsumoto, L. O. Chua and K. Tokumasu

Memorandum No. M86/1
6 January 1986

College of Engineering
University of California, Berkeley 94720

DOUBLE SCROLL VIA A TWO-TRANSISTOR CIRCUIT*
T. Matsumoto ${ }^{\dagger}$ L.O. Chua ${ }^{\dagger \dagger}$ and K. Tokumasu ${ }^{\dagger}$

Abstract The double scroll attractor has been experimentally observed from an extremely simple circuit using an op amp.
The purpose of this brief note is to give an alternate realization of the circuit using only two transistors as the active elements.

[^0]I.

The double scroll is a chaotic attractor associated with an extremely simple circuit recently reported and analyzed extensively in [l]. This circuit is made of 4 linear passive elements (2 capacitors, 1 inductor and 1 resistor) and 1 nonlinear active 2-terminal resistor characterized by a 3-segment piecewise-linear $\mathrm{v}-\mathrm{i}$ characteristic. Because of its piecewise-linear character, this nonlinear element can be easily and accurately realized using an op amp, as was done in [1].

The purpose of this brief paper is to show that we can trade the op amp by two bipolar transistors. This circuit is more appealing to some researchers outside of the circuit theory community who automatically associate an op amp circuit with an analog computer.

The circuit to be presented in this paper will show beyond the shadow of a doubt that it is an intrinsic physical system whose chaotic behavior arises from complicated interactions between the instantaneous electric energy stored in the capacitors and the instantaneous magnetic energy stored in the inductors, where both voltages and currents play a crucial role ${ }^{\dagger}$.

[^1]II. OBSERVATION OF THE DOUBLE SCROLL

The autonomous (no time-dependent sources) circuit of Fig. 1 contains two rather typical transistors and diodes, in addition to several passive elements.

The dynamics of this circuit is described by the state equations
$c_{1} \frac{d v_{c_{1}}}{d t}=v_{c_{2}}-v_{c_{1}}-g\left(v_{c_{1}}\right)$
$c_{2} \frac{d v_{C_{2}}}{d t}=v_{C_{1}}-v_{C_{2}}+i_{L}$
$I \frac{d i_{L}}{d t}=-v_{C_{2}}$
where $v_{C_{1}}, v_{C 2}$ and $i_{L}$ are the voltage across $C_{1}$, the voltage across $C_{2}$ and the current through $L$, respectively, and $g($.$) is$ the $v-i$ characteristic of the sub-circuit $N$ enclosed by the broken line box. Figure $2(a)$ shows the measured v-i characteristic $\mathrm{g}(\cdot)$ of N . Figure $2(\mathrm{~b})$ shows an enlargement of this characteristic near the origin which covers the dynamic range of interest in this paper, namely, $|v| \leq 10 V$. Note that this characteristic is almost piecewise-linear with break points at $v= \pm l \mathrm{~V}$.

This piecewise-linear characteristic is also derived in the Appendix via a standard electronic circuit analysis technique.

Figure 3 shows the double scroll observed with the following element values:

$$
\begin{array}{ll}
\mathrm{C}_{1}=0.0053 \mu \mathrm{~F}, & \mathrm{C}_{2}=0.047 \mu \mathrm{~F}, \\
\mathrm{~L}=6.8 \mathrm{mH}, & \mathrm{R}=1.21 \mathrm{k} \Omega, \\
\mathrm{R}_{\mathrm{B}}=56 \mathrm{k} \Omega, & \mathrm{R}=1 \mathrm{k} \Omega,  \tag{1.2}\\
\mathrm{R}=3.3 \mathrm{k} \Omega, & \mathrm{R}=88 \mathrm{k} \Omega, \\
\mathrm{R}=39 \mathrm{k} \Omega, & \mathrm{~V}_{\mathrm{CC}}=29 \mathrm{~V}
\end{array}
$$

These are the nominal values; the exact values could be within 10\% of (1. 2) due to component tolerances.

Figure 4 shows the time waveforms of the three state variables measured from the above circuit. Note that the dynamic range of $\mathrm{v}_{\mathrm{C}_{1}}$ in the double scroll attractor is limited by

$$
\left|v_{c_{1}}(t)\right|<10 \mathrm{~V} \text { for all } t
$$

Therefore the "passive portions" of $g(\cdot)$, i.e., the region $|\mathrm{v}|>15 \mathrm{~V}$ of Fig. $2(\mathrm{a})$, has nothing to do with the attractor.
III. NUMERICAL CONFIRMATION

The previous results can be easily confirmed by a digital computer. A reasonably accurate transistor model is given by the well-known Ebers-Moll equations [2]:

$$
\begin{align*}
& i_{E}=-\frac{I_{S}}{\alpha_{F}}\left(e^{v_{B E} / V_{T}}-1\right)+I_{S}\left(e^{v_{B C} / V_{T}}-1\right)  \tag{3.1}\\
& i_{C}=I_{S}\left(e^{v_{B E} / V_{T}}-1\right)-\frac{I_{S}}{\alpha_{R}}\left(e^{v_{B C /} / V_{T}}-1\right)
\end{align*}
$$

where the variables are defined in Fig. 5, $I_{S}$ is the saturation current and $V_{T}$ is the thermal voltage.

All the computations in this section are done with SPICE2[3], using the following model parameter values:

$$
\begin{align*}
& I_{S}=10^{-12} A, \alpha_{F}=\frac{\beta_{F}}{1+\beta_{F}}, \quad \alpha_{R}=\frac{\beta_{R}}{1+\beta_{R}}  \tag{3.2}\\
& \beta_{F}=181.5, \beta_{R}=1, V_{T}=\text { room temperature. }
\end{align*}
$$

Figure 6 shows the double scroll seen by SPICE simulation using the model parameter values given by (3. 2) and the following element values:

$$
\begin{aligned}
\mathrm{C}_{1} & =0.00565 \mu \mathrm{~F}, & \mathrm{C}_{2} & =0.05 \mu \mathrm{~F}, \\
\mathrm{~L} & =6.8 \mathrm{mH}, & \mathrm{R} & =1.26 \mathrm{k} \Omega, \\
\mathrm{R}_{\mathrm{B}} & =59 \mathrm{k} \Omega, & \mathrm{R}_{1} & =1 \mathrm{k} \Omega, \\
\mathrm{R}_{2} & =3.25 \mathrm{k} \Omega, & \mathrm{R}_{3} & =90 \mathrm{k} \Omega, \\
\mathrm{R}_{4} & =39 \mathrm{k} \Omega, & \mathrm{~V}_{\mathrm{CC}} & =29.4 \mathrm{v} .
\end{aligned}
$$

Note that each of the element values in (3.3) is within $5 \%$ of the corresponding nominal value in (1.2). Figure 7 gives the SPICE simulated time waveforms. The correspondence with the experimental data is excellent.

We will derive the v-i characteristic of N in Fig. 1. Consider the circuit of Fig. 8 which is a subcircuit of $N$ in Fig. 1. This 2-transistor circuit belongs to a family of negative-resistance devices analyzed in [6]. Let us consider first, the case where $v \geq 0$. There are three modes of operations for this circuit.

Mode l: Both $Q_{1}$ and $Q_{2}$ are in the forward active region [4]. Note that this circuit is symmetric. Therefore, if $\mathrm{v}_{1}=0$, then $Q_{1}$ and $Q_{2}$ must be operating in the same mode in some small neighborhood of the operating point; namely, forward active, reversed active, cut-off, or saturation. It is easy to see that $Q_{1}$ and $Q_{2}$ can not operate in the reversed active negion, or in the cut-off region, or in the saturation region, simultaneously. Hence they are in the forward active region. In this mode, each of the transistors can be approximately modelled by the linear circuit of Fig. 9 , where $V_{D} \approx 0.7 \mathrm{~V}$ is the "on voltage" and the diamond denotes a current controlled current source with a small-signal gain $h_{f e}=\beta_{F}$ and $i_{B}$ denotes the small-signal base current. Using this model, we can easily derive $i_{1}$ in terms of $v_{1}$ of Fig. 8:

$$
\begin{equation*}
i=\frac{1+\frac{R_{B}}{R_{i}}-h_{f e}}{2 R_{B}} v_{1} \tag{A.1}
\end{equation*}
$$

A crucial observation here is that
(i) if

$$
\begin{equation*}
h_{f e}>1+\frac{R_{B}}{R_{1}} \tag{A.2}
\end{equation*}
$$

the $v_{1}-i_{1}$ characteristic is locally active [5], i.e., the slope is negative, whereas
(ii) if

$$
\begin{equation*}
h_{f e} \leq 1+\frac{R_{B}}{R_{1}} \tag{A.3}
\end{equation*}
$$

the $v_{1}-i_{1}$ characteristic is locally passive, i.e., the slope is non-negative.
Mode 2: $Q_{2}$ is in the forward active region while $Q_{1}$ is in the cut-off region.

As one increases the value of $\mathrm{v}_{1}>0$, the voltage $\mathrm{v}_{\mathrm{CEQ}_{2}}$ across the collector and the emitter of $Q_{2}$ keeps decreasing. Moreover, the voltage $\mathrm{v}_{\mathrm{BEQ}_{1}}$ across the base and the emitter of $Q_{1}$ drops even lower than $v_{C E Q_{2}}$ because of $R_{B}$. Therefore, $Q_{1}$ would eventually cut off when $\mathrm{v}_{\mathrm{BEQ}_{1}} \approx \mathrm{~V}_{\mathrm{D}} \approx 0.7 \mathrm{~V}$, i.e., $\mathrm{i}_{\mathrm{BEQ}_{1}}=0$. One can, then obtain $i_{1}$ in terms of $v_{1}$ in this mode:

$$
\begin{equation*}
i_{1}=\frac{1+\frac{R_{B}}{R_{1}}}{R_{1}\left(.1+h_{f e}\right)+2 R_{B}} \quad v_{1}-\frac{h_{f e^{-1}}}{R_{1}\left(1+h_{f e}\right)+2 R_{B}}\left(v_{c c}-v_{D}\right) \tag{A.4}
\end{equation*}
$$

The value of $v_{1}$ at which $Q_{1}$ cuts off is given by

$$
v_{1}^{*}=\frac{2 R_{B}\left(v_{C C}-v_{D}\right)}{R_{1}\left(1+h_{f e}\right)+R_{B}}
$$

Note that in this mode, the coefficient of $v_{1}$ is positive and hence the associated $v_{1}-i_{1}$ characteristic is locally passive. Mode 3: $Q_{2}$ is in the saturation region while $Q_{1}$ is in the cutoff region.

As one increases the value of $v_{1}>0$ further, the voltage $\mathrm{v}_{\mathrm{CEQ}_{2}}$ keeps decreasing and it would eventually becomes 0 , i.e., it would start saturating. An approximate transistor circuit model in the saturation region is given by Fig. 10. One can, then, obtain,

$$
\begin{equation*}
i_{1}=\frac{R_{1} R_{B}}{R_{1}+R_{B}} v_{1}-\frac{v_{C C}}{R_{1}}-\frac{v_{D}}{R_{B}} \tag{A.6}
\end{equation*}
$$

The $v_{1}-i_{1}$ characteristic is, again, locally passive. The value of $V_{1}$ at which $Q_{2}$ saturates is given by

$$
\begin{equation*}
v_{1}^{\#}=\frac{2 R_{B} v_{C C}+\left(1+h_{f e}\right) R_{1} v_{D}}{\left(1+h_{f e}\right) R_{1}+R_{B}} \tag{A.7}
\end{equation*}
$$

Since the circuit is symmetric, a similar analysis can be carried out for $\mathrm{v}_{1}<0$. The entire $\mathrm{v}_{1}-\mathrm{i}_{1}$ characteristic then, would look like Fig. 11 when $h_{f e}>1+\frac{R_{B}}{R_{1}}$ (see (A.2)). With the present parameter values, (1.2) or (3.3), the values $v_{1}^{*}$ of (A.5) and $v_{1}^{\#}$ of (A.7) are close to each other.

Observe that the base resistor $R_{B}$ plays a crucial role to keep $v_{1}^{*}$ and $v_{1}^{\#}$ at appropriate values. If $R_{B}=0$ as in [6], then $v_{1}^{\#}$ would be very small, and one would have a very small locally active region which unables one to design appropriate $\mathrm{v}_{1}-\mathrm{i}_{1}$ characteristic.

Next, let us look at the resistor-diode circuit of Fig. 12 which is the remaining subcircuit of $N$. It is easy to see that the $v_{2}-i_{2}$ characteristic would look like Fig. 12.

Since $N$ consists of the parallel connection of the two subcircuits in Fig. 8 and Fig. 12, the composite v-i characteristic of N is obtained by superimposing Fig. 11 onto Fig. 13 and adding the ordinates to obtain Fig. 14, provided, of course, that appropriate element values are chosen. By substituting the actual element values in (1.2), we obtain a piecewise-linear characteristic which agrees remarkably well with that of Fig. 2.

## REFERENCES

1. T. Matsumoto, L.O. Chua and M. Komuro, "The Double Scroll", IEEE Trans. CAS, vol. CAS-32, No.8, pp 797-818, 1985.
2. I.E. Getreu, Modelling the Bipolar Transistor, Elsevier Scientific Publishing Co., 1978.
3. A. Vladimirescu, K. Zhang, A.R. Newton, D.O. Pederson and A. Sangiovanni-Vincentelli, "SPICE version 2G User's Guide", Electronics Research Laboratory, University of California, Berkeley, Aug. 10, 1981.
4. V.H. Grinich and H.G. Jackson, Introduction to Integrated Circuits, McGraw-Hill, 1975.
5. L.O. Chua, "Dynamic Nonlinear Networks: State of the Art", IEEE Trans. CAS, vol. CAS-27, No. 11, pp 1059-1087, 1980.
6. L.O. Chua and A.C. Deng, "Negative Resistance Devices: Part II", Int. J. Circuit Theory and Applications, vol. 12, pp 337-373, 1984.

AKNOWLEDGEMENT We would like to thank T. Suzuki of Hitachi for discussions.

Fig. 1 A 2-transistor circuit in which the double scroll is observed. $Q_{1}, Q_{2}=2 \mathrm{SC} 1815, \mathrm{D}_{1}, \mathrm{D}_{2}=1 \mathrm{Sl} 1588$.

Fig. 2 v-i characteristic of the broken line box.
(a) Global v-i characteristic. Horizontal axis:
$5 \mathrm{~V} / \mathrm{division} .\mathrm{Vertical} \mathrm{axis} \mathrm{:} 5 \mathrm{~mA} /$ division.
(b) Blown up version. Horizontal axis: 1 V/division. Vertical axis: $1 \mathrm{~mA} /$ division.

Fig. 3 Measured double scroll.
(a) Projection onto the $\left(i_{L}, v_{C_{1}}\right)$-plane. Horizontal axis: $2 \mathrm{~mA} /$ division. Vertical axis: $2 \mathrm{~V} / \mathrm{division}$.
(b) Projection onto the ( $i_{L}, v_{C_{2}}$ )-plane. Horizontal axis: $2 \mathrm{~mA} /$ division. Vertical axis:

2 V/division.
(c) Projection onto the $\left(v_{c_{2}}, v_{c_{1}}\right)$-plane. Horizontal axis: 2 V/division. Vertical axis: 2 V/division.

Fig. 4 Measured time waveforms of the three state variables.
(a) $v_{c_{1}}(t)$. Horizontal axis: $1 \mathrm{~ms} /$ division. Vertical axis: $2 \mathrm{~V} /$ division.
(b) $v_{\mathrm{C}_{2}}(\mathrm{t})$. Horizontal axis: $1 \mathrm{~ms} /$ division. Vertical axis: $2 \mathrm{~V} /$ division.
(c) $i_{L}(t)$. Horizontal axis: $1 \mathrm{~ms} /$ division Vertical axis: $2 \mathrm{~mA} /$ division

Fig. 5 Symbol and variables associated with an npn transistor.

Fig. 6 Numerical confirmation of the observed double scroll.
(a) Projection onto the $\left(i_{L}, v_{C_{1}}\right)$-plane.
(b) Projection onto the ( $i_{L}, v_{C_{2}}$ )-plane.
(c) Projection onto the $\left(v_{c_{2}}, v_{c_{1}}\right)$-plane.

Fig. 7 Simulated time waveforms.
(a) $\quad v_{c_{1}}(t)$
(b) $\quad v_{C_{2}}(t)$
(c) $i_{L}(t)$

Fig. 8 A subcircuit of $N$.

Fig. 9 Small-signal model of the transistor in the forward active region.

Fig. 10 Small-signal model of the transistor in the saturation region.

Fig. ll The $v_{1}-i_{1}$ characteristic of $N_{1}$ in Fig. 8.
Fig. 12 Remaining subcircuit $\mathrm{N}_{2}$ of N .

Fig. 13 The $\mathrm{V}_{2}-\mathrm{i}_{2}$ characteristic of $\mathrm{N}_{2}$ in Fig. 12.
Fig. 14 The composite v-i characteristic of $N$.


Fig. 1

(a)

(b)

Fig. 2

(a)
(b)

(c)

Fig. 3

(a)

(b)
(c)


Fig. 4


Fig. 5


Fig. 6(a)


Fig. 6(b)


Fig. 6(c)


Fig. 7(a)


Fig. 7(b)


Fig. 7(c)



Fig. 11


Fig. 13


Fig. 14


[^0]:    *Research sponsored by the Office of Naval Research Contract N00014-70-C-0572 and National Science Foundation Grant ECS-8313278.
    $\dagger$ Department of Electrical Engineering Waseda University
    Tokyo 160, Japan
    $\dagger \dagger$ Department of Electrical Engineering and Computer Sciences
    University of California, Berkeley, CA 94720

[^1]:    $\dagger$
    In an analog computer, the node voltages are identified with the analog variables and hence the currents in the circuit elements are irrelevant.

