


# The Pool of Subsectors Cache Design

*Jeffrey B. Rothman and Alan Jay Smith*



**Report No. UCB/CSD-99-1035**

January 1999

Computer Science Division (EECS)

University of California

Berkeley, California 94720

# The Pool of Subsectors Cache Design

Jeffrey B. Rothman and Alan Jay Smith\*  
Computer Science Division  
University of California  
Berkeley, CA 94720-1776

January 1999

## Abstract

Sector caches use an address tag to identify a sector, and valid bits to indicate whether each subsector is present in the cache. This design permits a small number of tag bits to control a large number of data bytes in the cache. Such a design is useful for single level caches when cache sizes are small and/or when the optimal line sizes are small. Sector caches are most useful when small first-level tag arrays are used to control large second level cache data arrays. The problem with sector caches is that because of the constrained mapping between address tags and data array space, frequently many of the subsectors are not filled before the sector is replaced.

In this paper, we propose a new design, called the **sector pool cache**, in which subsectors may be shared between sectors, so that the cache data arrays are used much more efficiently. We evaluate this design using a large multiprogrammed workload to provide a more realistic test of the various cache designs. Our results show that the sector pool cache can be an attractive solution for a first level on-chip cache when used in conjunction with a regular second level off-chip sector cache. Such a design provides improved performance by allowing a larger fraction of first level cache bits to be used for data rather than for tags.

---

\*Partial funding for this research has been provided by the State of California under the MICRO program, Sun Microsystems, Fujitsu Microelectronics, Toshiba, Microsoft, Sony Research Laboratories, Cirrus, and Quantum.

# 1 Introduction

On-chip caches are using an increasing portion of die space on recent processors. Simultaneously there has been a disproportionate increase in the overhead of tag bits used to manage the buffer space in the cache due to the increase in the address space [WSY95, Sez94, Sez97]. One approach to minimizing the ratio of tag to data bits is to use a *sector* cache [Lip68, HS84, Prz90, Sez94, Sez97, RS99].

A cache's function is to keep frequently accessed portions of main memory close to the processor in a high speed buffer in order to reduce the delay of accessing memory. When a reference to memory does not find a copy in the cache (*cache miss*), a number of bytes are fetched from memory in a group, which can be referred to as a *cache line* or *block*. Address tags are associated with each cache line to keep track of the original location of the line in main memory. Caches are successful due to the observed property of memory reference locality, which consists of two forms. Temporal locality is observed when the same location is accessed repeated, such as instructions in a loop. Spatial locality occurs when words neighboring a recently accessed memory location are also referenced. Data arrays and the stream of instruction references in general show this property.




Figure 1: Symbolic view of a sector frame in a unified or data sector cache. Several subsectors are associated with one address tag. Each subsector has a dirty bit (D) and a valid bit (V). Each subsector can be independently present (V bit is on), invalid (V bit off), dirty (D bit on), or clean (D bit off).

Sector caches, which were the first commercial form of cache, were introduced with the IBM System/360 Model 85 [Lip68]. Sector caches differ from normal caches by allowing a number of cache lines (subsectors) to be associated with each address tag (Figure 1). As address tag sizes increase, sharing a single address tag among several subsectors can permit a significant savings in cache management bits. However, this savings comes at a cost of reducing the flexibility of mapping subsectors into the cache, generally causing an increase in the miss ratio. Each sector (address tag) has a power of two number of subsectors associated with it at a fixed offset within the sector frame (cache space set aside for all the subsectors

belonging to a sector). Each subsector can be independently present or absent while its sector is in the cache.

Note that we use the terminology “sector” and “subsector.” In [Lip68], these are known respectively as “sector” and “block.” In [Goo83] these are called “address block” and “transfer block.” In [HS84] these are called “block” and “subblock.” We believe that the sector/subsector terminology is the clearest and least verbose. For normal, non-sectored caches, we refer to the unit of data transfer and addressing as either a “block” or a “line.” When appropriate, we call a “sector” a “sector frame.” The subsector is also called the “fetch size.”

Various studies have shown sector caches to be useful. Sector caches can be used to reduce bus traffic with only a small increase in miss ratio, by using small subsectors [Goo83]. In some cases, particularly when the cache is small, the line size is small and/or the miss latency is small, sector caches improve performance in computers with single level caches [RS99, Prz90]; some recent processors use designs with two subsectors per sector [Moo93, TO96]. Sector caches more frequently yield benefits in two-level cache systems in which tags for the second level sector cache are placed at the first level, thus permitting a small tag store to control a very large cache [RS99].

The problem with sector caches is that the mapping between sectors and subsectors is constrained, with two negative results. First, in most cases a sector is replaced before all of its subsectors are occupied with data, causing the cache space to be used inefficiently. Second, when a sector is replaced, all of its subsectors must be replaced, even though only a single subsector is being fetched. For example, Hill [HS84] estimated that 72% of the data in the cache lines had not been touched, [RS99] found that the number of subsectors per sector not accessed while in the cache ranged between 6 to over 90 percent, depending on sector and cache size (reproduced in Table 1). Table 1 shows the fraction of subsectors accessed between the time a sector is read into the cache and the time it is evicted from the cache, demonstrating that for many cache configurations, a significant number of (four byte) words or subsectors are not touched while a sector resides in the cache. Traditional sector caches are partially able to take advantage of this property by not loading portions of a sector which are not demanded, saving memory bus bandwidth. However, the sector cache still under-utilizes its data buffer space, since each subsector space in the cache is reserved for exclusive use by its corresponding sector frame. What we propose in this paper is a more

Fraction of Subsectors Used for Unified, Instruction, and Data Sector Caches										
		Sector Size (Bytes)								
Size		Unified Cache			Instruction Cache			Data Cache		
Cache	SS	16	64	256	16	64	256	16	64	256
4K	4	0.78494	0.44771	0.17891	0.87573	0.62038	0.36297	0.71685	0.32337	0.08999
	16	1.00000	0.58802	0.24132	1.00000	0.73130	0.43336	1.00000	0.48589	0.14672
	64		1.00000	0.43141		1.00000	0.60565		1.00000	0.34786
	256			1.00000			1.00000			1.00000
8K	4	0.80379	0.51220	0.19757	0.88998	0.66967	0.38756	0.74367	0.40848	0.09907
	16	1.00000	0.64700	0.25953	1.00000	0.76705	0.45311	1.00000	0.57115	0.15216
	64		1.00000	0.44813		1.00000	0.61695		1.00000	0.35141
	256			1.00000			1.00000			1.00000
16K	4	0.82064	0.54636	0.21993	0.90617	0.71639	0.45100	0.76063	0.45788	0.12265
	16	1.00000	0.67644	0.28357	1.00000	0.80250	0.51620	1.00000	0.61775	0.18385
	64		1.00000	0.46986		1.00000	0.67059		1.00000	0.38346
	256			1.00000			1.00000			1.00000
32K	4	0.82200	0.54415	0.29298	0.91169	0.70137	0.46371	0.78989	0.46713	0.22080
	16	1.00000	0.67365	0.36782	1.00000	0.79335	0.53209	1.00000	0.61360	0.30057
	64		1.00000	0.55418		1.00000	0.68622		1.00000	0.50201
	256			1.00000			1.00000			1.00000
64K	4	0.84124	0.56623	0.31084	0.90048	0.76139	0.48635	0.78912	0.46186	0.22756
	16	1.00000	0.69399	0.38938	1.00000	0.83818	0.55289	1.00000	0.61679	0.31093
	64		1.00000	0.58697		1.00000	0.70050		1.00000	0.53325
	256			1.00000			1.00000			1.00000
128K	4	0.82079	0.56569	0.33344	0.87521	0.68968	0.48418	0.80565	0.53310	0.28777
	16	1.00000	0.70047	0.42006	1.00000	0.79059	0.55721	1.00000	0.67707	0.37619
	64		1.00000	0.62458		1.00000	0.70965		1.00000	0.59432
	256			1.00000			1.00000			1.00000
256K	4	0.83418	0.60430	0.40087	0.87199	0.68624	0.48745	0.83213	0.59606	0.37569
	16	1.00000	0.73242	0.49149	1.00000	0.78919	0.56148	1.00000	0.72896	0.47043
	64		1.00000	0.68852		1.00000	0.71439		1.00000	0.67888
	256			1.00000			1.00000			1.00000
512K	4	0.85492	0.65419	0.46439	0.86878	0.67833	0.49213	0.86430	0.66916	0.47291
	16	1.00000	0.77268	0.55517	1.00000	0.78466	0.56749	1.00000	0.78679	0.56641
	64		1.00000	0.73537		1.00000	0.72223		1.00000	0.74606
	256			1.00000			1.00000			1.00000

Table 1: Fraction of subsectors touched while a sector is in the cache, sampled over the test space. SS is the subsector size in bytes.

dynamic form of sector cache, which allows the sector frames in each set to compete for subsectors. Less data space is used by the cache, which provides similar performance with less memory allocated to the data storage arrays.

## 1.1 Sector Pool Cache Organization

In the sector pool organization, subsectors are associated with a set of sectors, rather than with individual sectors (Figure 2). Assume an  $N$ -way set-associative sector cache, i.e., the sectors are organized in a set-associative manner, and then each sector consists of subsectors. In a “normal” design, each sector would contain  $K$  subsectors, and we could diagram the set as  $N$  rows, consisting of an address tag (denoting the sector) and  $K$  subsectors (with valid bits). The set would thus contain  $N \cdot K$  subsectors. Since we’ve observed that many subsectors never get used, in the sector pool design each column of subsectors contains fewer than  $N$  elements, and the subsectors are dynamically assigned to the sectors as necessary. The hope is that we can save a significant amount of the data space without




Figure 2: Diagram of a sector pool cache. Regions with the same colored shading are associated with the same sector frame.

significantly increasing the miss ratio. An example sector pool design (Figure 2) uses a 4-way set-associative configuration with 4 subsectors per sector and pool depth 3. There are 3 assignable subsectors for each subsector position [0..3]. This leads to a total of 12 assignable subsectors for the whole set, rather than the 16 subsectors that required by a traditional sector cache.

The implementation of the sector pool cache is straightforward. Figure 3 shows the subsector list pointer bits associated with a single sector address tag. This example contains 8 sectors in the set (one sector is shown) which must compete among themselves for 5 subsectors at each offset. Each offset within the sector frame contains pointer bits to a position within the list of subsectors associated with a set. A traditional 8-way set-associative sector cache effectively contains 8 subsectors per list; this example sector pool cache uses 5 subsectors in each list. Six valid values are maintained by the pointer bits: 0 for an invalid subsector, and 1 through 5 which are indices into the corresponding subsector list.




Figure 3: Schematic showing the pointer bits associated with a sector address tag for a sector pool cache with depth 5.

## 1.2 Terminology

The following is a list of terms used to describe sector pool cache configurations:

- **Degree of Sectoring:** number of subsectors per sector.
- **List:** the number of subsectors a set has reserved for each possible subsector position in a sector frame. If the degree of sectoring is four, there are four distinct lists per set, corresponding to the four subsectors positions possible for each sector frame. Each list has the possible design range of  $[1..N]$  subsectors available for use, where  $N$  is the set-associativity of the cache.
- **Pool:** the lists of subsectors associated with a set.
- **Depth:** the fixed number of subsectors reserved by the set for each particular subsector offset. The depth quantifies the number of assignable subsectors available in a list for a particular configuration.

### 1.3 Related Work

Sector caches with a dynamic assignment of subsectors to sectors have been previously proposed. The purpose of these sector cache organizations was improve on traditional sector caches to reduce the number of address tag bits while minimizing the impact on miss ratio. This was achieved by increasing the flexibility of mapping subsectors to sectors.

In [Sez94, Sez97], an organization was proposed in which address tags (sectors) were grouped together to compete for subsectors. For each subsector position, only one sector out of  $N$  in the grouping can use that particular subsector offset at a time. Each subsector maintains a *selector tag*, which allows it to determine the sector to which it belongs. The grouping of sectors that share subsectors can be unrelated (direct-mapped) or belong to a set. The sectors and subsectors can have independent varying degrees of set-associativity.

In the simplest case, the subsectors are accessed just like the blocks in a direct-mapped cache using some of the upper address bits as an index into the cache. The sector address tags (for example, kept in pairs) are accessed using a smaller subset of the upper address bits. Associated with each subsector is a valid bit and a selector bit which points to one of the pair of sector address tags. Once the selection bit has been read and the sector address tag has been obtained, it is possible to determine whether the subsector access was a hit or a miss.

When compared to normal caches of the same associativity, the decoupled sector cache was reported to have worse behavior, with up to a 337 percent increase in the miss ratio, although with the increase falling mostly in the 20 to 80 percent range for the larger workloads. Increasing the set-associativity for the sectors and (independently) the subsectors was shown to improve the performance of this type of organization. For large caches (256K and 1M bytes), the miss ratio (using 32 byte subsectors) showed reasonable performance with some workloads, while reducing the number of tag bits up to 86 percent. However, some of the more robust workloads (such as *doduc* and *gcc*) showed much worse miss ratios (2 to 11 times higher) for certain configurations. The best overall performance generally occurred when the set-associativity of the tag array was close to the number of sector tags competing for each subsector. Invalidations appear to be somewhat complicated in this organization, due to the necessity of querying all the subsectors (up to 64 in some cases) in a region of the

cache to determine which ones to evict when a sector is replaced.

An even more dynamic organization was described and evaluated in [WSY95, WSY97]. The authors noted that many address tags in a cache contain the same values, allowing the possibility of reducing tag space by creating a small address tag array (sector tags), with each cache line maintaining a pointer into the sector tag array. Like a sector cache, when an address tag is removed from the tag array, all associated cache lines (which behave like subsectors) must also be removed from the cache. What makes it different from a normal sector cache is that an arbitrary number of subsectors can be associated with each sector. The results show that for a 16K byte cache using 16 byte lines, a tag array with 32 entries has similar performance to a normal cache, but with a substantial savings in tag space. However, one important issue with this type of organization is the associative search required to remove subsectors on sector replacement.

## 2 Methodology

This research used trace driven simulation to derive miss ratio results for each point in the design space. We examined a large range of cache parameters, varying the cache size, the number of subsectors per sector, the size of subsectors, and the subsector pool depth associated with each set. To properly evaluate our design, we use a form of memory delay as well as the total number of bits required by each cache organization to measure the cost and benefit.

### 2.1 Traces

Our cache simulations used 24 separate traces, combined in a multiprogramming workload, as described below. A summary of each of the trace characteristics can be found in Table 2. Five of the workload traces come from the Stanford Splash applications [SWG92], which are scientific or engineering programs targeted for parallel computers. The programs are **barnes**, a simulation of N-particle interactions; **cholesky**, the cholesky decomposition of a matrix; **locus**, a commercial quality VLSI circuit router; **mp3d**, a simulation of rarefied air-flow through a wind-tunnel with rectangular cross-section; and **water**, a hydro-dynamic simulation of water molecule interactions.

Description and Characteristics of Workloads						
Group	Program Name	Program Description	Unique Bytes Accessed (Thousands)	Percent Data	Total Refs (Millions)	Percent Data
SPLASH	barnes	N-particle interaction	48.0	48.6	13.7	27.0
	cholesky	Matrix decomposition	285.6	95.4	13.1	23.5
	locus	VLSI router	272.0	90.1	13.1	23.7
	mp3d	Rarified flow sim.	272.8	92.0	11.3	23.8
	water	Liquid dynamics	62.4	49.1	13.8	27.4
Berkeley	matrix	Matrix multiply	144.0	95.0	6.6	34.4
	maxflow	Graph flow	63.2	89.1	12.8	21.7
	sor	Laplace's equation	60.4	84.9	11.3	33.1
SPEC92 FLOAT	alvinn	Neural net	61.6	90.9	12.3	18.7
	doduc	Nuclear reactor sim.	189.2	52.4	13.8	27.6
	fpppp	Quantum chemistry	179.6	47.5	15.5	35.5
	tomcatv	Mesh generator	3223.2	99.7	14.7	31.9
SPEC92 INTEGER	cc1	GNU C compiler	326.4	47.1	13.0	23.4
	compress	File Compression	387.6	98.4	10.5	23.4
	eqntott	Truth table gen.	598.4	98.2	12.7	21.0
	espresso	Boolean minimizer	84.8	68.5	12.3	18.9
	xlisp	9 queens problem	70.4	71.8	13.6	26.6
MISC Traces	as1	Mips assembler	738.0	91.1	13.9	28.3
	cpp	C preprocessor	108.4	84.9	13.2	24.2
	fortran	FORTRAN compiler	497.2	81.7	12.9	22.5
	troff	Text formatter	117.6	64.9	12.8	21.6
	yacc	LR-1 Parser gen.	55.2	76.8	13.2	24.2
	MVStrace	IBM 370 OS trace	1645.2	85.8	23.6	47.3
Multiprogrammed Workload			9491.2	88.2	303.7	27.2

Table 2: Description and characteristics of the input workloads.

The Berkeley workloads are small parallel programs (run with a single processor), consisting of test cases for particular algorithms. These applications are **matrix**, a matrix multiplication algorithm; **maxflow**, a calculation of the maximum flow possible through a graph; and **sor**, a solution to Laplace's equation using successive overrelaxation.

The SPEC92 Integer workloads include **cc1**, the gcc C compiler; **compress**, a file compression utility using an adaptive Lempel-Ziv algorithm; **eqntott**, which translates a logical representation of a boolean equations into a truth table; **espresso**, which attempts to minimize the number of terms of a boolean function represented as a truth table; and **xlisp**, a lisp interpreter solving the 9 queens problem. The applications were written in C and mainly use integer arithmetic in calculations.

The SPEC92 Floating-Point workloads include **alvinn**, a C-based neural net simulator that learns to maneuver an autonomous vehicle using net backpropagation; **doduc**, a simulation of the time evolution of a thermohydraulic modelization of a nuclear reactor's component using Monte Carlo methods; **fpppp**, a quantum chemistry program that measures the performance of a two electron integral derivative computation; and **tomcatv**, a vectorized




Figure 4: Creation of large multiprogrammed trace using a stack of workload tasks.

mesh generation program. All the codes except **alvinn** were written in FORTRAN; all use intensive Floating-Point math for calculations.

The UNIX group of applications consists of a few commonly used UNIX utilities: **cpp**, the pre-processor for the standard UNIX C compiler; **fortran**, a FORTRAN compiler; **troff**, a text typesetting program; and **yacc**, which generates an LR(1) parser from an input grammar specification.

The last trace **MVStrace** is a combination of user and supervisor memory references from an IBM/370 using the MVS operating system (a concatenation of traces MVS1 and MVS2 from [Smi85]). This trace was used to include operating system references to make the load more realistic.

## 2.2 Simulated Multiprogramming

An examination of Table 2 shows that in many cases the number of bytes accessed by these workloads is insufficient to stress a cache above 16K bytes (particularly instruction caches), let alone provide any meaningful results for the maximum size of caches under test (512K bytes). In addition, it was noted in [Smi85] that the usual method of exclusively utilizing

user space references results in over-optimistic estimates of performance for several reasons: 1) task switching causes all or part of the cache to be flushed, making the performance of the memory system worse than would be predicted from a simple workload evaluation; 2) the OS can be have particularly poor cache access characteristics and can adversely affect cache performance.

To address these issues, we combined all the traces into a single trace which simulates multiprogramming, using task switching probability information observed in real systems [Kob86]. Figure 4 details the process for generating the simulated multiprogramming trace. Our process is as follows: the LRU stack model is used to model process scheduling; the LRU stack consists of all of the processes in the system, ordered from most recently executed to least recently executed. At the time of a task switch, a new task is selected using the the stack program locality probabilities derived in [Kob86], “run” for a time quantum and then pushed back on the top of the stack. The time quanta have an exponential distribution with mean 20,000. “Running” a process means using sequential memory addresses from that process. Each address is tagged with the process ID, so the cache is not flushed on a task switch. This process is repeated until all the traces have been exhausted.




Figure 5: Miss ratios of the simulated multiprogrammed workload for a normal unified cache.

This multiprogrammed trace has two major advantages: it displays realistic multiprogramming behavior, and it references a large enough address space to fully exercise the caches under test. The last entry of Table 2 shows some of the characteristics of the multiprogrammed trace. This new trace references more than 9Mbytes of address space, which is sufficient to fully exercise any cache design under consideration in this paper.

Figure 5 shows the miss ratios for unified (combined instruction and data) normal (non-sectored) caches over a range of cache and block sizes. It demonstrates that the multi-

programmed workload succeeds in providing a reasonable set of references that have enough

capacity misses to properly evaluate caches up to 512K bytes in size. The trend of improving miss ratios with cache size shows little sign of saturation for the largest caches under examination.

A comparison of these miss ratios shows that they fall within the range of values established by other research. The values here are lower than the design target miss ratios for 8-way set-associative caches generated in [HS89], generally about 50 percent of the value for unified caches, a little less than 50 percent for instruction caches, but very similar values for data miss ratios. Compared with the miss ratios for the SPEC92 workloads generated in [GHPS93], our instruction cache miss ratios are 50 to 100 percent higher, the data miss ratios are 30 to 50 percent lower, and the unified cache miss ratios have generally the same values.

## 2.3 Metrics

In this paper, we present two principal metrics for cache performance. Cache miss ratio is the normal metric, but in systems such as the ones we consider, with varying fetch sizes and multiple levels, not all misses are equal; some take much longer than others. Therefore, we also consider average memory access time (including that for cache misses).

## 3 Design Parameters and Resources

An important issue in evaluating the performance of any particular cache organization is the resources required to implement the design in hardware. Such a metric could be the number of transistors, the number of bits, the die area required to implement the design, etc. For simplicity, we use the total number of address tag and data bits. A more detailed evaluation would involve measuring the use of silicon for comparators, data lines, multiplexors, etc.; a study at that level is beyond the scope of this paper.

Calculating the number of data bits for a particular design is straight-forward. We also need to consider the number of bits needed for address tags, valid and dirty bits, replacement, and to point from sector tags to subsectors. Since we are focussing on future architectures, we assume 48-bit address tags, which we believe are reasonable for the newest generation of 64-bit machines.

### 3.1 Replacement Strategy

One influence on the performance of a cache as well as on the necessary bit resources is the choice of replacement policy. In the case of a sector pool cache, replacement is an issue both for the sectors and the subsectors in a set, rather than just the sectors (blocks) in normal caches. One possibility we investigated used LRU replacement independently for sectors and for each list of subsectors in a set, as well as a scheme which made subsector replacement dependent on the set's LRU information for the sector address tags. The results showed that both schemes had very similar performance, with the dependent LRU subsector replacement policy behaving very slightly better. Allowing the subsectors to use the set (sector) LRU information for subsector eviction requires fewer bits (no LRU bits for each list). The dependent subsector eviction works by determining which sector frame had any of its subsectors referenced the longest ago, (i.e., the LRU sector) and evicting the corresponding subsector within the pool needing replacement. This may take a few cycles to determine, but since write-back of a dirty subsector can be handled in the background while stalling for the fetch that caused the subsector eviction, it is not time-critical. Our calculation of bits for each type of organization uses the dependent subsector LRU design.

The trace driven simulations used a true LRU replacement policy for sectors in each set. Accurately implementing such a policy can be done theoretically with  $\lceil \log_2(n!) \rceil$  bits, and efficiently with  $\frac{n*(n-1)}{2}$  bits, where  $n$  is the number of items to maintain in order. A good approximation to 8-way set-associativity is that used in the IBM 370/168-3, which requires only 10 bits per set. The eight sectors are divided up into pairs, using a bit to maintain LRU ordering for each pair. Then true LRU order is kept for the four pairs, which requires six bits. It is not believed that this algorithm has a significant effect on the miss ratio [Smi82]. We assumed 10 LRU bits per set for 8-way set-associative caches.

### 3.2 Set-Associativity and Pool Depth

Three possible set-associativities (2,4,8-way) were tested for the sector pool cache design. The results we present here are for 8-way, because of the range of sector pool designs that can be evaluated; 8 or larger degrees of associativity have been used in various mainframes, but are uncommon in microprocessor based systems. Various clever schemes exist to yield

good performance despite the delays associated with high levels of associativity [PHS98].

Since subsectors are associated with the set instead of sectors in this design, pointers need be maintained to indicate where the subsector is found in the set’s list of subsectors. This requires  $\lceil \log_2(\text{depth} + 1) \rceil$  bits for each subsector in each sector frame; one value is used to indicate that the subsector is absent (not valid), the other values are used as a pointer to a location in the subsector list (Figure 3). When the cache is fully populated (i.e., the pool depth is equal to the set–associativity), only a single pointer bit is required (it becomes the *valid* bit), because the cache is a traditional sector cache and has fixed subsectors for each sector.

### 3.3 Tag Bit Calculations




Figure 6: Breakdown of address bits into the address tag and indices relevant to cache information retrieval.

Figure 6 shows how the address is broken down into its component pieces. From the labeled quantities of address bits, we can calculate the number of total bits to implement a sector pool cache using the following formulas:

$$\begin{aligned}
 Bits_{Tag} &= A + B - C \\
 Bits_{Ptr} &= \lceil \log_2(\text{Depth} + 1) \rceil \text{ (where } 1 \leq \text{Depth} < 2^B) \\
 &= 1 \text{ (where } \text{Depth} = 2^B) \\
 Bits_{Data} &= 8 * \text{Depth} * 2^{D+S} \\
 Total\ Bits &= 2^D * Bits_{LRU} + 2^{C-S} * Bits_{Tag} + 2^{C-SS} * Bits_{Ptr} + \text{Depth} * 2^{D+S-SS} * Bits_{Dirty} + Bits_{Data}
 \end{aligned}$$

where  $Bits_{LRU}$  is the number of bits to implement an LRU strategy (10 per set for 8–Way Set–Associativity),  $Bits_{Dirty}$  is 0 for instruction or 1 for data and unified caches. In the case

of a regular sector cache,  $Bits_{ptr}$  is equal to 1 and represents the valid bit.

### 3.4 Sector and Subsector Eviction

Each sector maintains pointers to its valid subsectors, so it is relatively easy to determine which subsectors in a set need to be evicted when a sector is replaced. The most similar previous work using a dynamic subsector mapping ([Sez94, Sez97]) maintained pointers from the subsectors to the corresponding sectors, which can make sector eviction somewhat difficult. On sector eviction it would be necessary for that scheme to search a significant fraction of the cache to determine which subsectors point to the sector being evicted. This search involves reading the status bits from all subsectors which could possibly belong to the sector being evicted, causing a significant number of cache access cycles to determine which subsectors should also be evicted. The sector pool design associates the placement information with the sector, allowing a much faster determination of the group of subsectors to be evicted when a sector is replaced.

## 4 Results

### 4.1 Miss Ratios

The miss ratios for a large variety of sector pool cache organizations were computed using our workload. Table 3 shows the miss ratios for a unified (combined instruction and data) cache, Tables 6 and 7 in Appendix A show the miss ratios for instruction and data caches. The parameters varied were nominal cache size (4K to 512K bytes), sector size (16 to 512 bytes), number of subsectors per sector (1 to 8), the set-associativity (2 to 8), and the number of possible depths (1 to 8). The buswidth was set to 8 bytes, which sets the lower bound on the minimum subsector size. We use the term *nominal cache size* to indicate that there are enough address tags to manage a cache of that size were it a traditional sector cache, but for sector pool caches with depth less than the set-associativity, the actual size will be less. For example, a cache having 64K nominal bytes with a depth of 5 (of 8 maximum) has really  $65536 * \frac{5}{8} = 40960 = 40\text{K}$  bytes of buffer space in which cached information can be stored.

Depth	Cache (Bytes)	Miss Ratios for 8-Way Set-Associative Unified Sector Pool Cache															
		Sector/Subsector Ratio=2				Sector/Subsector Ratio=4				Sector/Subsector Ratio=8				Sector/Subsector Ratio=16			
		16	32	64	128	16	32	64	128	16	32	64	128	16	32	64	128
1	4K	0.34039	0.24153	0.20320	0.20395	0.25089	0.34186	0.57034	0.34039	0.24159	0.20326	0.20409	0.57041	0.34078	0.24178	0.20326	0.20405
	8K	0.26552	0.18636	0.14300	0.14300	0.16818	0.21924	0.16818	0.18637	0.15111	0.15111	0.14309	0.34488	0.20590	0.14309	0.14309	0.15156
	16K	0.20590	0.14301	0.11324	0.10418	0.11401	0.14306	0.34488	0.20590	0.14301	0.11324	0.10423	0.14309	0.20594	0.14309	0.11380	0.11380
	32K	0.15025	0.10396	0.08208	0.07379	0.07752	0.09490	0.25281	0.15025	0.10396	0.08208	0.07380	0.07759	0.25285	0.10400	0.08214	0.08214
	64K	0.10784	0.07371	0.05716	0.05028	0.05225	0.06005	0.18378	0.10784	0.07372	0.05716	0.05028	0.05225	0.18378	0.07374	0.05719	0.05028
	128K	0.07041	0.04715	0.03517	0.02936	0.02905	0.03177	0.12011	0.07041	0.04716	0.03517	0.02936	0.02905	0.12011	0.07042	0.03519	0.02938
	256K	0.04898	0.03264	0.02411	0.01990	0.01993	0.02411	0.04898	0.03264	0.02411	0.01990	0.01993	0.02411	0.04898	0.03264	0.02412	0.01991
	512K	0.03020	0.01956	0.01385	0.01078	0.00993	0.00993	0.03020	0.01956	0.01385	0.01078	0.00993	0.00993	0.03020	0.01956	0.01385	0.01079
2	4K	0.24523	0.16540	0.12333	0.10373	0.10568	0.12271	0.42015	0.16591	0.12386	0.10481	0.10481	0.42074	0.24764	0.16819	0.12764	0.10997
	8K	0.17382	0.11686	0.08694	0.07236	0.06985	0.07770	0.29750	0.17387	0.11698	0.08734	0.07276	0.29773	0.17451	0.11835	0.08949	0.07607
	16K	0.12118	0.08036	0.05904	0.04883	0.04607	0.04719	0.20898	0.12121	0.08041	0.05912	0.04939	0.20911	0.12144	0.08085	0.06079	0.05131
	32K	0.08235	0.05343	0.03860	0.03135	0.02980	0.03137	0.14439	0.08238	0.05345	0.03863	0.03140	0.03031	0.14546	0.08250	0.05363	0.03278
	64K	0.05998	0.03777	0.02654	0.02106	0.01951	0.02045	0.10681	0.06009	0.03787	0.02668	0.02127	0.02076	0.10725	0.06047	0.03840	0.02742
	128K	0.03646	0.02248	0.01478	0.01066	0.00884	0.00852	0.06506	0.03654	0.02258	0.01487	0.01075	0.00895	0.06537	0.03695	0.02289	0.01117
	256K	0.02448	0.01459	0.00944	0.00658	0.00495	0.00416	0.04396	0.02450	0.01462	0.00947	0.00662	0.00501	0.04406	0.02463	0.01475	0.00962
	512K	0.01566	0.00928	0.00589	0.00401	0.00292	0.00232	0.02803	0.01567	0.00929	0.00640	0.00426	0.00293	0.01572	0.00933	0.00594	0.00407
3	4K	0.11200	0.00697	0.00427	0.00275	0.00184	0.00133	0.02164	0.01200	0.00697	0.00428	0.00276	0.00185	0.02165	0.00699	0.00429	0.00277
	8K	0.13339	0.08899	0.06489	0.05405	0.04974	0.05278	0.22938	0.13359	0.08945	0.06663	0.05538	0.23024	0.13352	0.08936	0.06714	0.05359
	16K	0.08815	0.05786	0.04212	0.03410	0.03304	0.03292	0.15424	0.08826	0.05806	0.04246	0.03573	0.03416	0.15473	0.08906	0.05931	0.04542
	32K	0.05998	0.03777	0.02654	0.02106	0.01951	0.02045	0.10681	0.06009	0.03787	0.02668	0.02127	0.02076	0.10725	0.06047	0.03840	0.02742
	64K	0.03646	0.02248	0.01478	0.01066	0.00884	0.00852	0.06506	0.03654	0.02258	0.01487	0.01075	0.00895	0.06537	0.03695	0.02289	0.01117
	128K	0.02448	0.01459	0.00944	0.00658	0.00495	0.00416	0.04396	0.02450	0.01462	0.00947	0.00662	0.00501	0.04406	0.02463	0.01475	0.00962
	256K	0.01566	0.00928	0.00589	0.00401	0.00292	0.00232	0.02803	0.01567	0.00929	0.00640	0.00426	0.00293	0.01572	0.00933	0.00594	0.00407
	512K	0.00697	0.00427	0.00275	0.00184	0.00133	0.00102	0.02164	0.00697	0.00428	0.00276	0.00185	0.00216	0.02165	0.00699	0.00429	0.00277
4	4K	0.16381	0.10975	0.08039	0.06578	0.06234	0.06654	0.27876	0.11317	0.08460	0.07163	0.07060	0.28653	0.17536	0.12331	0.09724	0.08807
	8K	0.10769	0.07103	0.05138	0.04333	0.04047	0.04128	0.18552	0.10837	0.07237	0.05206	0.04727	0.04490	0.18799	0.11280	0.07972	0.06364
	16K	0.07156	0.04557	0.03209	0.02517	0.02450	0.02594	0.12686	0.07193	0.04614	0.03294	0.02795	0.02778	0.12819	0.07377	0.04861	0.03767
	32K	0.04761	0.02947	0.01987	0.01479	0.01300	0.01443	0.08552	0.04791	0.02975	0.02025	0.01536	0.01528	0.08644	0.04881	0.03091	0.02173
	64K	0.02962	0.01794	0.01167	0.00816	0.00635	0.00567	0.05308	0.02985	0.01821	0.01188	0.00837	0.00664	0.05376	0.03066	0.01842	0.00910
	128K	0.01943	0.01152	0.00740	0.00516	0.00383	0.00310	0.03493	0.01950	0.01161	0.00749	0.00526	0.00351	0.03518	0.01978	0.01185	0.00777
	256K	0.01359	0.00796	0.00496	0.00328	0.00228	0.00244	0.02441	0.01362	0.00800	0.00499	0.00331	0.00231	0.02452	0.01375	0.00810	0.00508
	512K	0.01072	0.00618	0.00373	0.00235	0.00151	0.00102	0.01943	0.01074	0.00619	0.00375	0.00236	0.00152	0.01948	0.01081	0.00626	0.00379
5	4K	0.14192	0.09558	0.07084	0.05806	0.05478	0.05772	0.24501	0.14713	0.10223	0.07806	0.06697	0.06732	0.26002	0.11756	0.09367	0.08672
	8K	0.09137	0.05892	0.04295	0.03646	0.03455	0.03531	0.16074	0.09315	0.06197	0.04874	0.04247	0.04158	0.16583	0.10089	0.07245	0.05422
	16K	0.06227	0.03886	0.02645	0.02033	0.02031	0.02200	0.11180	0.06328	0.04015	0.02809	0.02447	0.02505	0.11459	0.06662	0.04398	0.03169
	32K	0.03969	0.02452	0.01620	0.01161	0.00945	0.01108	0.07144	0.04037	0.02516	0.01700	0.01261	0.01272	0.07219	0.04203	0.02608	0.01696
	64K	0.02565	0.01536	0.00996	0.00690	0.00523	0.00453	0.04628	0.02613	0.01590	0.01037	0.00731	0.00574	0.04746	0.02738	0.01685	0.01124
	128K	0.01678	0.00990	0.00630	0.00434	0.00320	0.00257	0.03028	0.01695	0.01009	0.00647	0.00453	0.00374	0.03074	0.01742	0.01048	0.00691
	256K	0.01244	0.00724	0.00446	0.00289	0.00194	0.00142	0.02245	0.01252	0.00733	0.00453	0.00295	0.00201	0.02271	0.01279	0.00753	0.00469
	512K	0.00988	0.00566	0.00340	0.00212	0.00134	0.00087	0.01797	0.00993	0.00571	0.00344	0.00214	0.00136	0.01814	0.01009	0.00584	0.00353
6	4K	0.12657	0.08505	0.06410	0.05322	0.05049	0.05422	0.22182	0.13727	0.09592	0.07486	0.06435	0.06639	0.24593	0.11488	0.09239	0.08634
	8K	0.08100	0.05175	0.03685	0.03186	0.03110	0.03261	0.14542	0.08462	0.05688	0.04482	0.04022	0.04032	0.15366	0.09524	0.06957	0.05359
	16K	0.05610	0.03461	0.02319	0.01741	0.01741	0.01950	0.10208	0.05818	0.03695	0.02591	0.02260	0.02341	0.10679	0.06308	0.04203	0.03082
	32K	0.03527	0.02172	0.01426	0.01020	0.00817	0.00964	0.06407	0.03652	0.02284	0.01555	0.01171	0.01200	0.06682	0.03888	0.02538	0.01650
	64K	0.02364	0.01408	0.00912	0.00631	0.00469	0.00394	0.04313	0.02446	0.01493	0.00979	0.00693	0.00541	0.04484	0.02611	0.01617	0.01086
	128K	0.01518	0.00895	0.00565	0.00384	0.00279	0.00225	0.02752	0.01552	0.00928	0.00594	0.00415	0.00318	0.02827	0.01618	0.00981	0.00652
	256K	0.01165	0.00677	0.00415	0.00265	0.00175	0.00124	0.02117	0.01185	0.00695	0.00428	0.00276	0.00186	0.02166	0.00724	0.00451	0.00299
	512K	0.00926	0.00530	0.00316	0.00195	0.00122	0.00078	0.01694	0.00939	0.00542	0.00325	0.00201	0.00127	0.00969	0.00562	0.00339	0.00212
7	4K	0.11660	0.07898	0.06018	0.05083	0.04857	0.05203	0.20843	0.13232	0.09294	0.07354	0.06425	0.06619	0.23976	0.11409	0.09201	0.08637
	8K	0.07504	0.04755	0.03380	0.02974	0.02930	0.03139	0.13711	0.08080	0.05449	0.04335	0.03917	0.03983	0.14810	0.09319	0.06846	0.05337
	16K	0.05214	0.03226	0.02160	0.01606	0.01606	0.01606	0.09622	0.05553	0.03562	0.02509	0.02186	0.02284	0.10279	0.06167	0.04137	0.03265
	32K	0.03272	0.02013	0.01315	0.00947	0.00763	0.00914	0.06016	0.03466	0.02174	0.01490	0.01134	0.01181	0.06384	0.03756	0.02471	0.01790
	64K	0.02206	0.01317	0.00859	0.00598	0.00445	0.00368	0.04067	0.02322	0.01431	0.00948	0.00676	0.00529	0.04280	0.02516	0.01575	0.01067
	128K	0.01425	0.00843	0.00531	0.00356	0.00257	0.00208	0.02605	0.01479	0.00889	0.00571	0.00399	0.00308	0.02708	0.01562	0.00953	0.00637
	256K	0.01112	0.00647	0.00396	0.00252	0.00164	0.00114	0.02041	0.01149	0.00677	0.00417	0.00268	0.00181	0.02116	0.01204	0.00713	0.00475
	512K	0.00880	0.00504	0.00301	0.00185	0.00115	0.00074	0.01628	0.00907	0.00526	0.00315	0.00195	0.00123	0.01685	0.00949	0.00553	0.00344
8	4K	0.11143	0.07704	0.05860	0.05006	0.04806	0.05305	0.20359	0.13115	0.09234	0.07320	0.06412	0.06616	0.23828	0.15445	0.11395	0.09193
	8K	0.07253	0.04610	0.03294	0.02896	0.02847	0.03118	0.13398	0.07967	0.05391	0.04308	0.03891	0.0397				




Figure 7: Miss ratios for 64K byte (nominal) size unified sector pool cache.




Figure 8: Sector pool cache additional delay for 64K byte nominal size unified cache, 15 cycle memory latency.

## 4.2 Single Level Caches

An initial comparison of the miss ratio and additional memory access delay looks promising compared to similar sector cache designs (sector pool cache with depth 8). For example, Figures 7 and 8 demonstrate that for caches with a sectoring degree of 4 or 8, decreasing the pool depth by up to 3 has little influence on performance (corresponding graphs for instruction and data caches can be found in Figures 12–16 in Appendix A). Particularly in Figure 8, the bars showing depth 5 through 8 are almost indistinguishable (e.g., 128 byte sectors with 32 byte subsectors). However, an important point to note is that the performance of normal caches (leftmost set of bars in Figures 7 and 8) contain at least one bar that outperforms all the sector caches. For any particular cache size and ignoring the resources (tag bits) required to implement it, a normal cache will outperform a sector cache due to the flexibility of mapping cache lines into the cache. A more proper comparison, however, would consider tag bits as well as data bits, and would consider memory access time, not just miss ratio.

The index of performance used in this paper to compare various cache organizations is *additional delay*, which does not take the intrinsic cache access delay of 1.0 into account. Additional delay (measured relative to processor cycle time) was determined for the single

level cache using the formula:

$$\text{additional delay} = mr * (\text{overhead} + 5 * \text{subsector}/\text{buswidth}),$$

where overhead is either 5 or 15 cycles, buswidth is 8 bytes, “subsector” is the subsector size, and “mr” is the miss ratio. We choose 5 or 15 cycles by assuming a system using a 500 MHz CPU with a 100MHz 8 byte wide memory bus, using SDRAM with an X–1–1–1 response time, where X is 2 or 4 for single level caches and 5 for two–level caches. Note (see [Smi87]) that the minimum delay as we vary various parameters is dependent on the ratio of the overhead latency to the buswidth transfer rate, and not on either independently. For example, a 1000MHz CPU using a 100MHz motherboard would have double the observed miss induced memory delay (in processor cycles) of the delay values presented here, but the optimal configurations determined here would remain the same.

Figure 9 (Figures 17–19 in Appendix A for data and instruction caches) shows the minimal additional memory delay caused by cache misses vs. total bit resources for a first level unified cache. The miss penalty has startup overheads of 5 or 15 cycles, and a transfer time of 5 cycles for each 8 bytes. The best normal cache configurations are shown with the dashed lines with the block sizes shown. The sector pool configurations are displayed as dots and are too numerous to identify here, but can be found in Tables 9–11 in Appendix A. The solid lines connect the best sector pool configurations together to show a “best of all worlds” line, which also includes normal caches




Figure 9: Minimal single level unified cache miss penalty designs (in processor cycles) for a given number of bits, 5 and 15 cycle memory transaction overheads.

if they happen to be the minimal delay for the number of bits. For approximately one third of the best normal cache implementations (those with large block sizes), a sector pool implementation can provide similar if not better performance with many fewer bits. For example,

a normal 32K byte cache with 128 byte blocks has an additional delay of 0.5685 and requires 33.23K bytes to implement. A sector pool cache with 32K nominal size with 128 byte sectors and 32 byte subsectors with depth 5 has an additional delay of 0.5670 and requires only 22.83K bytes to implement, which represents a saving of 31.3 percent in overall bits. Note, however, that a normal cache with a 64- or 32-byte block yields still better performance and require only a few more bits to implement.

Best Additional Memory Delay for Single Level On-chip Cache (15 Cycle Overhead)									
Bits (KBytes)	Unified Cache			Instruction Cache			Data Cache		
	Normal	Sector	Sector Pool	Normal	Sector	Sector Pool	Normal	Sector	Sector Pool
5.13	1.667 4K 32	1.667 4K 32/32	1.667 D8 4K 32/32	0.929 4K 32	0.929 4K 32/32	0.929 D8 4K 32/32	1.573 4K 32	1.573 4K 32/32	1.573 D8 4K 32/32
6.46	1.627 4K 16	1.627 4K 16/16	1.503 D5 8K 64/32	0.929 4K 32	0.929 4K 32/32	0.720 D3 16K 256/32	1.534 4K 16	1.534 4K 16/16	1.526 D5 8K 64/32
8.14	1.627 4K 16	1.627 4K 16/16	1.183 D7 8K 64/32	0.929 4K 32	0.929 4K 32/32	0.618 D7 8K 64/32	1.534 4K 16	1.534 4K 16/16	1.284 D7 8K 64/32
10.25	0.975 8K 32	0.975 8K 32/32	0.975 D8 8K 32/32	0.528 8K 32	0.528 8K 32/32	0.528 D8 8K 32/32	1.104 8K 32	1.104 8K 32/32	1.104 D8 8K 32/32
12.92	0.975 8K 32	0.975 8K 32/32	0.907 D6 16K 128/32	0.528 8K 32	0.528 8K 32/32	0.408 D6 16K 128/64	1.104 8K 32	1.104 8K 32/32	1.104 D8 8K 32/32
16.28	0.975 8K 32	0.975 8K 32/32	0.756 D7 16K 64/32	0.528 8K 32	0.528 8K 32/32	0.369 D7 16K 64/32	1.104 8K 32	1.104 8K 32/32	0.979 D7 16K 64/32
20.51	0.651 16K 32	0.651 16K 32/32	0.651 D8 16K 32/32	0.303 16K 64	0.303 16K 64/64	0.287 D5 32K 512/64	0.895 16K 32	0.895 16K 32/32	0.895 D8 16K 32/32
25.84	0.651 16K 32	0.651 16K 32/32	0.544 D6 32K 128/32	0.303 16K 64	0.303 16K 64/64	0.219 D6 32K 128/64	0.895 16K 32	0.895 16K 32/32	0.829 D5 32K 64/32
32.55	0.651 16K 32	0.651 16K 32/32	0.460 D7 32K 64/32	0.303 16K 64	0.261 32K 512/64	0.202 D7 32K 64/32	0.895 16K 32	0.895 16K 32/32	0.756 D7 32K 64/32
41.02	0.397 32K 32	0.397 32K 32/32	0.397 D8 32K 32/32	0.175 32K 32	0.175 32K 32/32	0.175 D8 32K 32/32	0.667 32K 32	0.667 32K 32/32	0.665 D4 64K 64/32
51.68	0.397 32K 32	0.397 32K 32/32	0.348 D6 64K 128/32	0.175 32K 32	0.175 32K 32/32	0.185 D3 128K 256/64	0.667 32K 32	0.667 32K 32/32	0.577 D6 64K 128/32
65.11	0.397 32K 32	0.397 32K 32/32	0.301 D7 64K 64/32	0.175 32K 32	0.148 64K 512/64	0.114 D7 64K 128/64	0.667 32K 32	0.667 32K 32/32	0.527 D7 64K 64/32
82.08	0.254 64K 32	0.254 64K 32/32	0.254 D8 64K 32/32	0.086 64K 64	0.086 64K 64/64	0.074 D5 128K 512/64	0.468 64K 32	0.468 64K 32/32	0.468 D8 64K 32/32
103.35	0.254 64K 32	0.254 64K 32/32	0.208 D6 128K 128/32	0.086 64K 64	0.086 64K 64/64	0.056 D6 128K 128/64	0.468 64K 32	0.468 64K 32/32	0.425 D3 256K 256/32
130.22	0.254 64K 32	0.254 64K 32/32	0.186 D7 128K 64/32	0.085 128K 512	0.062 128K 512/64	0.050 D7 128K 128/64	0.468 64K 32	0.468 64K 32/32	0.402 D7 128K 64/32
164.06	0.168 128K 32	0.168 128K 32/32	0.168 D8 128K 32/32	0.043 128K 64	0.043 128K 64/64	0.041 D5 256K 512/64	0.372 128K 32	0.372 128K 32/32	0.372 D8 128K 32/32
206.71	0.168 128K 32	0.168 128K 32/32	0.146 D6 256K 128/64	0.043 128K 64	0.043 128K 64/64	0.032 D6 256K 128/64	0.372 128K 32	0.372 128K 32/32	0.334 D6 256K 128/64
260.43	0.168 128K 32	0.162 256K 512/64	0.138 D7 256K 128/64	0.036 256K 256	0.036 256K 256/256	0.029 D7 256K 64/32	0.372 128K 32	0.370 256K 512/64	0.320 D7 256K 128/64
328.13	0.126 256K 64	0.126 256K 64/64	0.126 D8 256K 64/64	0.024 256K 32	0.024 256K 32/32	0.023 D5 512K 512/64	0.294 256K 64	0.294 256K 64/64	0.294 D8 256K 64/64
413.41	0.126 256K 64	0.126 256K 64/64	0.107 D6 512K 128/64	0.024 256K 32	0.024 256K 32/32	0.017 D6 512K 128/64	0.294 256K 64	0.294 256K 64/64	0.254 D6 512K 128/64
520.87	0.115 512K 256	0.114 512K 512/64	0.102 D7 512K 128/64	0.018 512K 256	0.017 512K 256/128	0.014 D7 512K 64/32	0.268 512K 256	0.268 512K 256/256	0.241 D7 512K 128/64
656.25	0.093 512K 64	0.093 512K 64/64	0.093 D8 512K 64/64	0.012 512K 32	0.012 512K 32/32	0.012 D8 512K 32/32	0.222 512K 64	0.222 512K 64/64	0.222 D8 512K 64/64

Table 4: Best on-chip single level cache implementation for the given gross cache size. Each entry consists of **additional memory delay**, nominal cache size (real cache size for normal and sector caches), sector (/subsector for sector and sector pool caches) and **D**, the pool depth (for sector pool caches).

Table 4 provides information for a sampling of configurations of performance vs. bit resources for first level caches (15 cycle overhead). The performance is measured by the additional memory delay caused by misses. Sector pool caches perform the best; both sector

and normal caches are considered to be proper subsets of the sector pool design. However, it is important to note that each entry uses fewer or equal numbers of bits than the left-most column. Sector pool caches are not restricted to a power of two number of data bits, so intermediate implementations can be created that have no counterpart for normal or sector caches. The performance of the best sector pool caches follow the trend of the normal caches, deviating by only a few percent in the best cases. The chief advantage of single level sector pool caches is that the flexibility of the organization allows any arbitrary size of cache to be implemented and is less restricted in the size of the data space. As can be seen, regular sector caches are very rarely better than normal caches for single level caches, which was also noted in [RS99].

### 4.3 Two-Level Cache Organizations

Two-level caches have become increasingly common, because they often yield higher performance. A small cache is often significantly faster than a larger one, and thus the cost of more misses from the smaller first level cache is more than compensated for by the shorter access time, which itself often translates directly to a higher clock frequency [JW94]. A desirable configuration for a two-level cache is for the first level to hold both the first level cache itself and the tags for the second level cache. In this case, a second level sector cache has the advantage that the limited number of bits available on the first level can control a very large set of data arrays on the second level. We consider that design in this section.

To evaluate two-level cache organizations, we assume that the processor die contains the entire first level cache and the tags and other control circuitry for the second level cache. The base delay for a hit in the second level cache is two cycles plus one cycle for each eight bytes transferred from the L2 cache to the L1 cache. The formula for measuring the delay is:

$$\text{additional memory delay} = mr_1 * (2 + \text{subsector}_1/8) + mr_2 * (20 + 5 * \text{subsector}_2/8)$$

For the two-level experiments presented here, we examined first level caches from 4K to 256K bytes. The second level cache varied from 8K to 512K bytes. The sector sizes were varied from 16 to 512 bytes and the subsector sizes between 8 and 512 bytes. The bus width

between the CPU, the caches, and main memory was set to 8 bytes. Both L1 and L2 caches were eight-way set-associative and all possible combinations of normal, sector, and sector pool organizations for first and second level caches were examined to find the minimum miss induced memory delay for a given upper limit of on-chip cache bits.

Due to the computationally intensive nature of multilevel cache simulations, the miss ratios of the single level simulations were used to generate the results in this section. This may violate the inclusion principle of multilevel memory hierarchies when the ratio of the sector sizes from L1 and L2 caches is large [BW88]. This could possibly cause an underreporting in the L2 miss ratio, but we do not believe this will have a significant impact upon our results.

Sector pool caches are never an optimal choice for an L2 cache, because they require more tag/control bits than normal sector caches due to the necessary pointer bits associated with each sector. Using a sector pool cache as the first level cache and a normal sector cache as the second level cache in a two-level cache organization generally shows the best performance. When the second level tag and control bits are on-chip, a level two sector cache allows the possibility of controlling the most cache with the smallest number of bits. The combination of an L1 sector pool cache with an L2 sector cache with on-chip tags provides significantly better performance (in terms of memory access delay) than a normal cache, when the gross on-chip cache size is limited.

Table 5 shows the best configurations for a given gross on-chip cache size, which includes the whole level one cache and the tags for an off-chip level two cache. For each type of address stream (unified, instruction, data), three different organizations (normal, sector, and sector pool) are presented. The results show that sector pool organizations for a first level cache outperform normal caches, with a large difference in memory delay for small cache sizes. However, once there are enough on-chip bits to control the largest off-chip cache size simulated, performance for the various organizations begins to converge. For the largest on-chip bit budget allowed (328KB), the best organizations use only normal caches. In some cases (unified and data caches), the extra delay of an L2 cache only twice the size of the L1 cache results in certain configurations that are better off without an L2 cache. We believe that it is quite likely that the advantages of sector pool caches for the first level would continue for the larger first level caches, were we to consider still larger second level caches and large commercial (data base or transaction processing) workloads. Unfortunately, we

don't have such workload traces available.

An example of the trade-offs between sector, normal and sector pool caches can be seen in part of one row in Table 5, which shows the three organizational choices for a data cache with a maximum allowed 6.46KB gross on-chip cache size. The sector and sector pool cache both use 4K level one caches with 32 byte sectors and 16 byte subsectors. However, the sector pool cache instead utilizes 25 percent of its potential data space as tag bits to enable management of twice as much off-chip L2 cache (256KB) as the sector design (128KB) and eight times as much as the normal cache design (32KB). This trade-off decreases delay induced by misses by about 13.3 percent over the sector cache organization and 42.8 percent over the normal cache organization.

An interesting feature of Table 5 is the pattern by which level two cache is added as the on-chip resources increase. Given a choice between increasing the L2 cache size while keeping large (and inefficient) subsector sizes, or decreasing the subsector size with constant L2 cache size, increasing the cache size is the preferred option. Both options require roughly the same number of tag bits as both require the same number of tags. By using a sector cache organization, more efficient transfer (subsector) sizes can be utilized while keeping the total number of tags constant. Sector caches are thus a powerful method of adding second level cache with reasonable L2 fetch sizes when the number of on-chip bits is constrained.

## 4.4 Summary of Results

From the results presented here, it is possible to see that the sector pool cache provides small, but in some cases significant improvements in performance for single level caches. The best use for sector pool caches, however, is for use as the first level in two-level designs.

Sector pool caches perform best when used as a first level cache in a two-level cache organization with second level cache tags on-chip. Particularly when the number of on-chip bits is small, sector pool caches allow more flexible organizations that can trade L1 cache data bits for L2 cache tag/control bits to more precisely manage larger off-chip caches. Sector pool caches are not a good choice for the off-chip cache; regular sector caches perform the best in that role over most of the range we examined.

We note that to a large extent, it is possible to deduce our simulation results (of course, had we simply deduced them, readers would rightly have insisted on simulations to confirm

our insights). Sector caches trade mapping flexibility for a savings in tag bits. This trade-off is worthwhile when tag bits are a significant component of the storage bits. Tag bits are significant when the line sizes are small. Small line sizes are best when transmission time for a miss is much higher than latency and when cache sizes are small [Smi87]. So sector caches are most useful when caches are small and miss latencies are small. Sector pool caches are most useful, as explained above, when the savings in data array area can be put to good use; that occurs most conspicuously when a first level sector pool cache shares space with tags for a second level sector cache.

## 5 Conclusions

We have presented and evaluated a new cache design called the **sector pool cache**. Regular sector caches associate several transfer units (subsectors) with each address tag (sector frame) in the cache. Studies have shown that many of the subsectors are not accessed before the corresponding sector is evicted from the cache. Sector pool caches attempt to utilize this potentially wasted space by sharing a pool of subsectors among all the sectors in a set. Each set maintains a list of subsectors for each possible subsector position in a sector frame. Associated with the sector frames are pointers into these lists. When the number of subsectors in each list is smaller than the set-associativity of the sets, less data space is used than in a normal cache, but with only a small impact on the miss ratio and particularly on the observed memory delay.

The increase in memory delay and miss ratio is small compared to the performance of regular sector caches, but it is still significantly higher than that of normal (unsectored) caches using the same number of blocks as the sector cache has sectors. To evaluate the best design, we determined which organization has the best performance for a given number of bits with which to implement the cache. Sector pool caches generally have the best performance for almost any specified number of bits; however, since there many more configuration of sector pool caches this should not be a great surprise. The best performing sector pool caches follow the performance trend of normal caches for single level on-chip caches.

Sector pool caches are most useful when used as the first level cache for two-level cache architectures. In a system that contains the first level cache and the tags for the second

level cache on the same die, the versatile combination of a sector pool design as the level one cache and a regular sector cache design for level two outperforms normal or plain sector cache configurations. This combination is particularly powerful for small on-chip cache budgets, as it allows control of a large second level cache by trading-off some of the data space of the first level cache.

Our test methodology used a trace-driven simulated multiprogrammed workload to strenuously evaluate the variety of cache designs. Previous research [GHPS93] has shown that many of the workloads traditionally used as benchmarks to evaluate caches tend have low and unrepresentative miss ratios that do not put much stress on the memory subsystem. Our simulated workload accesses many more unique memory locations than the bytes available in the caches under test, which results in a fairer and more realistic evaluation of the various configurations.

## References

- [BW88] Jean-Loup Baer and Wen-Hann Wang. On The Inclusion Properties For Multi-Level Cache Hierarchies. *Proc. 15th Annual International Symposium on Computer Architecture*, pp. 73–80, Honolulu, HI, May 30–June 2 1988.
- [GHPS93] Jeffrey D. Gee, Mark D. Hill, Dionisios N. Pnevmatikatos, and Alan Jay Smith. Cache Performance of the SPEC92 Benchmark Suite. *IEEE Micro*, 13(4):17–27, August 1993.
- [Goo83] James R. Goodman. Using Cache Memory to Reduce Processor-Memory Traffic. *Proc. 10th Annual International Symposium on Computer Architecture*, pp. 124–131, Stockholm, Sweden, June 13–16 1983.
- [HS84] Mark D. Hill and Alan Jay Smith. Experimental Evaluation of On-Chip Microprocessor Cache Memories. *Proc. 11th Annual International Symposium on Computer Architecture*, pp. 158–166, Ann Arbor, MI, June 5–7 1984.
- [HS89] Mark D. Hill and Alan Jay Smith. Evaluating Associativity in CPU Caches. *IEEE Trans. on Computers*, 38(12):1612–1630, December 1989.
- [JW94] Norman P. Jouppi and Steven J. E. Wilton. Tradeoffs in Two-Level On-Chip Caching. *Proc. 21st Annual International Symposium on Computer Architecture*, pp. 34–45, Chicago, IL April 18–31 1994.
- [Kob86] Makoto Kobayashi. An Empirical Study of Task Switching Locality in MVS. *IEEE Trans. on Computers*, C-35(8):720–731, August 1986.
- [Lip68] J. S. Liptay. Structural Aspects of the System/360 Model 85, Part II: The Cache. *IBM Systems Journal*, vol. 7, pp. 15–21, 1968.
- [Moo93] Charles R. Moore. The PowerPC 601 Microprocessor. *IEEE International Computer Society Conference*, pp. 109–116, San Francisco, CA, February 22-26 1993.
- [PHS98] Jih-Kwon Peir, Windsor Hsu, and Alan Jay Smith. Implementation Issues in Modern Cache Memories. Technical Report UCB/CSD-98-1023, Computer Science Division, U.C. Berkeley, Berkeley, CA, November 1998. To appear in *IEEE Trans. on Computers*.
- [Prz90] Steven Przybylski. The Performance Impact of Block Sizes and Fetch Strategies. *Proc. 17th Annual International Symposium on Computer Architecture*, pp 160–169, Seattle, WA, May 28–31 1990.
- [RS99] Jeffrey B. Rothman and Alan Jay Smith. Sector Cache Design and Performance. Technical Report UCB/CSD-99-1034, Computer Science Division, U.C. Berkeley, Berkeley, CA, January 1999.

- [Sez94] André Seznec. Decoupled Sectored Caches: conciliating low tag implementation cost and low miss ratio. *Proc. 21st Annual International Symposium on Computer Architecture*, pp. 384–393, Chicago, IL, April 18–21 1994.
- [Sez97] André Seznec. Decoupled sectored caches. *IEEE Trans. on Computers*, 46(2):210–215, February 1997.
- [Smi82] Alan Jay Smith. Cache Memories. *ACM Computing Surveys*, 14(3):473–530, September 1982.
- [Smi85] Alan Jay Smith. Cache Evaluation and the Impact of Workload Choice. *Proc. 12th Annual International Symposium on Computer Architecture*, pp. 64–73, Boston, MA, June, 1985.
- [Smi87] Alan Jay Smith. Line (Block) Size Choice for CPU Cache Memories. *IEEE Trans. on Computers*, C-36(9):1063–1075, September 1987.
- [SWG92] Jaswinder Pal Singh, Wolf-Dietrich Weber, and Anoop Gupta. SPLASH: Stanford Parallel Applications for Shared-Memory. *Computer Architecture News*, 20(1):5-44, March 1992.
- [TO96] Marc Tremblay and J. Michael O’Connor. UltraSparc 1: A Four-Issue Processor Supporting Multimedia. *IEEE Micro*, 16(2):42–50, April 1996.
- [WSY95] Hong Wang, Tong Sun, and Qing Yang. CAT – Caching Address Tags: A Technique for Reducing Area Cost of On-chip Caches. *Proc. 22nd Annual International Symposium on Computer Architecture*, Santa Margherita Ligure, Italy, June 22–24 1995.
- [WSY97] Hong Wang, Tong Sun, and Qing Yang. Minimizing Area Cost of On-Chip Cache Memories by Caching Address Tags. *IEEE Trans. on Computers*, 46(11):1187–1201, November 1997.

Bits (KBytes)	Best Additional Memory Delay for Given Gross Cache Size											
	Unified Cache				Instruction Cache				Data Cache			
	Normal	Sector	Sector Pool	Normal	Sector	Sector Pool	Normal	Sector	Sector Pool	Normal	Sector	Sector Pool
5.13	1.581	1.078	0.815	0.560	0.484	0.400	1.797	1.411	0.980	1.797	1.411	0.980
	c1 4K 64/16	c1 4K 64/16	c1 4K 32/16 D6	c1 4K 64	c1 4K 64/32	c1 4K 64/32 D7	c1 4K 32	c1 4K 128/16	c1 4K 32/8 D3	c1 4K 32	c1 4K 128/16	c1 4K 32/8 D3
	c2 64K 512	c2 64K 512/128	c2 128K 512/128	c2 64K 512	c2 64K 512/64	c2 128K 512/128	no c2	c2 64K 512/64	c2 256K 512/128	c2 512K 512/256	c2 512K 512/256	c2 512K 512/256
6.46	0.947	0.746	0.690	0.330	0.317	0.317	1.462	0.982	0.851	1.462	0.982	0.851
	c1 4K 32	c1 4K 32/16	c1 4K 32/16 D6	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D8	c1 4K 32	c1 4K 32/16	c1 4K 32/16 D6	c1 4K 32	c1 4K 32/16	c1 4K 32/16 D6
	c2 128K 512	c2 128K 512/64	c2 256K 512/128	c2 128K 512	c2 128K 512/256	c2 128K 512/256	c2 32K 128	c2 128K 512/64	c2 256K 512/128	c2 32K 128	c2 128K 512/64	c2 256K 512/128
8.14	0.630	0.570	0.570	0.292	0.282	0.256	0.941	0.784	0.765	0.941	0.784	0.765
	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D8	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D5	c1 4K 16	c1 4K 16/16	c1 4K 16/16	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D5
	c2 256K 512	c2 256K 512/128	c2 256K 512/128	c2 256K 512	c2 256K 512/128	c2 256K 512/256	c2 256K 512	c2 256K 512/128	c2 256K 512/128	c2 256K 512	c2 256K 512/128	c2 256K 512/256
10.25	0.537	0.510	0.490	0.294	0.287	0.215	0.710	0.669	0.669	0.710	0.669	0.669
	c1 4K 16	c1 4K 16/16	c1 8K 32/16 D6	c1 8K 64	c1 8K 64/32	c1 8K 64/32 D7	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D8	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D8
	c2 512K 512	c2 512K 512/256	c2 256K 512/128	c2 128K 512	c2 128K 512/128	c2 128K 512/128	c2 512K 512	c2 512K 512/256	c2 512K 512/256	c2 512K 512	c2 512K 512/256	c2 512K 512/256
12.92	0.490	0.453	0.432	0.199	0.190	0.188	0.710	0.652	0.600	0.710	0.652	0.600
	c1 8K 16	c1 8K 16/16	c1 8K 32/16 D7	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D5	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D6	c1 4K 16	c1 4K 16/16	c1 4K 16/16 D6
	c2 256K 512	c2 256K 512/64	c2 512K 512/512	c2 256K 512	c2 256K 512/128	c2 256K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128
16.28	0.397	0.372	0.372	0.176	0.172	0.153	0.618	0.559	0.559	0.618	0.559	0.559
	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D8	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D5	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D8	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D8
	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128
20.51	0.369	0.363	0.329	0.148	0.136	0.127	0.551	0.537	0.537	0.551	0.537	0.537
	c1 8K 16	c1 8K 16/16	c1 16K 32/16 D6	c1 16K 64	c1 16K 64/32	c1 16K 64/32 D7	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D8	c1 8K 16	c1 8K 16/16	c1 8K 16/16 D8
	c2 512K 256	c2 512K 256/128	c2 512K 512/128	c2 256K 512	c2 256K 512/128	c2 512K 512/128	c2 512K 256	c2 512K 256/128	c2 512K 256/128	c2 512K 256	c2 512K 256/128	c2 512K 256/128
25.84	0.318	0.301	0.300	0.113	0.108	0.099	0.351	0.333	0.318	0.351	0.333	0.318
	c1 16K 16	c1 16K 16/16	c1 32K 64/16 D4	c1 16K 32	c1 16K 32/32	c1 32K 256/32 D5	c1 16K 16	c1 16K 32/16	c1 16K 32/16 D6	c1 16K 16	c1 16K 32/16	c1 16K 32/16 D6
	c2 512K 512	c2 512K 512/256	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128
32.55	0.290	0.284	0.259	0.106	0.105	0.084	0.515	0.501	0.495	0.515	0.501	0.495
	c1 16K 16	c1 16K 16/16	c1 32K 64/16 D6	c1 16K 32	c1 16K 32/32	c1 32K 64/32 D6	c1 16K 16	c1 16K 16/16	c1 16K 16/16 D4	c1 16K 16	c1 16K 16/16	c1 16K 16/16 D4
	c2 512K 256	c2 512K 256/128	c2 512K 512/128	c2 512K 256	c2 512K 256/128	c2 512K 512/128	c2 512K 256	c2 512K 256/128	c2 512K 256/128	c2 512K 256	c2 512K 256/128	c2 512K 256/128
41.02	0.276	0.247	0.240	0.083	0.077	0.074	0.484	0.479	0.466	0.484	0.479	0.466
	c1 16K 16	c1 32K 64/32	c1 64K 128/32 D4	c1 32K 64	c1 32K 64/32	c1 64K 128/32 D4	c1 16K 16	c1 32K 64/16	c1 32K 64/16 D5	c1 16K 16	c1 32K 64/16	c1 32K 64/16 D5
	c2 512K 128	c2 512K 128/128	c2 512K 512/128	c2 512K 512	c2 512K 512/128	c2 512K 512/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128
51.68	0.224	0.218	0.218	0.069	0.068	0.065	0.446	0.432	0.432	0.446	0.432	0.432
	c1 32K 16	c1 32K 16/16	c1 32K 16/16 D8	c1 32K 32	c1 32K 32/32	c1 64K 128/32 D5	c1 32K 16	c1 32K 16/16	c1 32K 16/16 D8	c1 32K 16	c1 32K 16/16	c1 32K 16/16 D8
	c2 512K 256	c2 512K 256/128	c2 512K 256/128	c2 512K 256	c2 512K 256/128	c2 512K 256/256	c2 512K 256	c2 512K 256/128	c2 512K 256/128	c2 512K 256	c2 512K 256/128	c2 512K 256/128
65.11	0.210	0.210	0.200	0.065	0.065	0.057	0.414	0.414	0.397	0.414	0.414	0.397
	c1 32K 16	c1 32K 16/16	c1 64K 64/16 D5	c1 32K 32	c1 32K 32/32	c1 128K 128/32 D3	c1 32K 16	c1 32K 16/16	c1 64K 64/16 D5	c1 32K 16	c1 32K 16/16	c1 64K 64/16 D5
	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 256/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128
82.03	0.207	0.194	0.183	0.044	0.044	0.044	0.413	0.403	0.381	0.413	0.403	0.381
	c1 32K 16	c1 64K 64/32	c1 128K 128/16 D4	c1 64K 32	c1 64K 32/32	c1 128K 128/32 D4	c1 32K 16	c1 64K 64/16	c1 64K 32/16 D6	c1 32K 16	c1 64K 64/16	c1 64K 32/16 D6
	c2 512K 64	c2 512K 256/128	c2 512K 256/128	c2 512K 256	c2 512K 256/256	c2 512K 256/128	c2 512K 64	c2 512K 64/16	c2 512K 64/16 D8	c2 512K 64	c2 512K 64/16	c2 512K 64/16 D8
103.35	0.173	0.173	0.173	0.040	0.040	0.035	0.367	0.367	0.367	0.367	0.367	0.367
	c1 64K 16	c1 64K 16/16	c1 128K 64/16 D5	c1 64K 32	c1 64K 32/32	c1 128K 128/32 D5	c1 64K 16	c1 64K 16/16	c1 64K 16/16 D8	c1 64K 16	c1 64K 16/16	c1 64K 16/16 D8
	c2 512K 128	c2 512K 128/128	c2 512K 256/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128
130.22	0.170	0.170	0.160	0.038	0.038	0.031	0.366	0.366	0.358	0.366	0.366	0.358
	c1 64K 16	c1 64K 16/16	c1 128K 64/16 D6	c1 64K 32	c1 64K 32/32	c1 128K 64/32 D6	c1 64K 16	c1 64K 16/16	c1 256K 128/16 D3	c1 64K 16	c1 64K 16/16	c1 256K 128/16 D3
	c2 512K 64	c2 512K 64/64	c2 512K 128/128	c2 512K 64	c2 512K 64/64	c2 512K 64/64	c2 512K 64	c2 512K 64/64	c2 512K 128/128	c2 512K 64	c2 512K 64/64	c2 512K 128/128
164.06	0.161	0.156	0.153	0.027	0.027	0.027	0.366	0.357	0.350	0.366	0.357	0.350
	c1 128K 64	c1 128K 64/32	c1 256K 128/16 D4	c1 128K 32	c1 128K 32/32	c1 128K 32/32 D8	c1 64K 16	c1 128K 64/16	c1 256K 128/16 D4	c1 64K 16	c1 128K 64/16	c1 256K 128/16 D4
	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128	c2 512K 128	c2 512K 128/128	c2 512K 128/128
206.71	0.148	0.148	0.148	0.026	0.026	0.024	0.345	0.345	0.343	0.345	0.345	0.343
	c1 128K 16	c1 128K 16/16	c1 128K 16/16 D8	c1 128K 32	c1 128K 32/32	c1 256K 128/32 D5	c1 128K 16	c1 128K 16/16	c1 256K 64/16 D5	c1 128K 16	c1 128K 16/16	c1 256K 64/16 D5
	c2 512K 64	c2 512K 64/64	c2 512K 64/64	c2 512K 64	c2 512K 64/64	c2 512K 64/64	c2 512K 64	c2 512K 64/64	c2 512K 128/128	c2 512K 64	c2 512K 64/64	c2 512K 128/128
260.43	0.148	0.148	0.143	0.026	0.026	0.022	0.345	0.345	0.337	0.345	0.345	0.337
	c1 128K 16	c1 128K 16/16	c1 256K 64/32 D6	c1 128K 32	c1 128K 32/32	c1 256K 64/32 D6	c1 128K 16	c1 128K 16/16	c1 256K 32/16 D6	c1 128K 16	c1 128K 16/16	c1 256K 32/16 D6
	c2 512K 64	c2 512K 64/64	c2 512K 64/64	c2 512K 64	c2 512K 64/64	c2 512K 64/64	c2 512K 64	c2 512K 64/64	c2 512K 128/128	c2 512K 64	c2 512K 64/64	c2 512K 128/128
328.13	0.138	0.138	0.138	0.020	0.020	0.020	0.321	0.321	0.321	0.321	0.321	0.321
	c1 256K 64	c1 256K 64/64	c1 256K 64/64 D8	c1 256K 32	c1 256K 32/32	c1 256K 32/32 D8	c1 256K 64	c1 256K 64/64	c1 256K 64/64 D8	c1 256K 64	c1 256K 64/64	c1 256K 64/64 D8
	no c2	no c2	no c2	c2 512K 64	c2 512K 64/64	c2 512K 64/64	no c2	no c2	no c2	no c2	no c2	no c2

Table 5: Best memory delay for given on-chip resources. Each entry contains the average memory delay, the level one cache size (c1), which consists of the nominal cache size, sector/subsector (or just block) size in bytes, and the pool depth (D) for sector pool organizations. The second level cache (c2) shows the same type of information as the c1 cache. When not specified, the pool depth is the same as the set-associativity of the cache (8).

## A Supplemental Tables and Figures

This appendix contains figures and tables of an archival nature, not necessary for understanding the research presented here, but useful to the computer designer and implementor planning to apply our results.




Figure 10: Miss ratios of the simulated multiprogrammed workload for a normal instruction cache.




Figure 11: Miss ratios of the simulated multiprogrammed workload for a normal data cache.




Figure 12: Sector pool cache additional delay for 64K byte nominal size instruction cache, 5 cycle memory transaction overhead.




Figure 13: Sector pool cache additional delay for 64K byte nominal size instruction cache, 15 cycle memory transaction overhead.




Figure 14: Sector pool cache additional delay for 64K byte nominal size data cache, 5 cycle memory transaction overhead.




Figure 15: Sector pool cache additional delay for 64K byte nominal size data cache, 15 cycle memory transaction overhead.




Figure 16: Sector pool cache additional delay for 64K byte nominal size unified cache, 5 cycle memory transaction overhead.




Figure 17: Minimal single level data cache miss penalty designs for a given number of bits, 5 and 15 cycle memory transaction overheads. The organization information for the sector pool caches can be found in Table 11.




Figure 18: Minimal single level instruction cache miss penalty designs for a given number of bits, 5 cycle memory transaction overhead. The organization information for the sector pool caches can be found in Table 10.




Figure 19: Minimal single level instruction cache miss penalty designs for a given number of bits, 15 cycle memory transaction overhead. The organization information for the sector pool caches can be found in Table 10.





Miss Ratios of Normal 8-Way Set-Associative Caches																
Cache Size	Sector Size (bytes)															
	Unified Cache				Instruction Cache				Data Cache							
	16	32	64	128	16	32	64	128	16	32	64	128	16	32	64	128
4K	0.0651	0.0476	0.0395	0.0367	0.0378	0.0451	0.0405	0.0265	0.0193	0.0145	0.0115	0.0096	0.0613	0.0449	0.0448	0.0483
8K	0.0418	0.0279	0.0211	0.0207	0.0258	0.0251	0.0151	0.0098	0.0073	0.0058	0.0038	0.0052	0.0459	0.0316	0.0247	0.0288
16K	0.0286	0.0186	0.0132	0.0105	0.0118	0.0149	0.0087	0.0055	0.0039	0.0029	0.0026	0.0026	0.0399	0.0256	0.0183	0.0147
32K	0.0176	0.0113	0.0078	0.0060	0.0051	0.0072	0.0084	0.0050	0.0032	0.0021	0.0015	0.0012	0.0283	0.0190	0.0133	0.0101
64K	0.0114	0.0073	0.0051	0.0037	0.0029	0.0026	0.0044	0.0025	0.0016	0.0011	0.0008	0.0006	0.0206	0.0134	0.0096	0.0070
128K	0.0078	0.0048	0.0031	0.0021	0.0014	0.0021	0.0013	0.0008	0.0005	0.0003	0.0003	0.0003	0.0171	0.0106	0.0070	0.0048
256K	0.0060	0.0037	0.0023	0.0015	0.0010	0.0007	0.0011	0.0007	0.0004	0.0003	0.0002	0.0001	0.0143	0.0086	0.0053	0.0034
512K	0.0047	0.0028	0.0017	0.0010	0.0007	0.0004	0.0006	0.0003	0.0002	0.0001	0.0001	0.0001	0.0118	0.0068	0.0040	0.0024

Miss Ratios of Normal 4-Way Set-Associative Caches																
Cache Size	Sector Size (bytes)															
	Unified Cache				Instruction Cache				Data Cache							
	16	32	64	128	16	32	64	128	16	32	64	128	16	32	64	128
4K	0.0710	0.0512	0.0428	0.0401	0.0405	0.0506	0.0432	0.0286	0.0198	0.0150	0.0118	0.0097	0.0664	0.0521	0.0506	0.0579
8K	0.0455	0.0320	0.0251	0.0237	0.0255	0.0293	0.0260	0.0159	0.0104	0.0076	0.0061	0.0054	0.0509	0.0388	0.0335	0.0352
16K	0.0294	0.0198	0.0147	0.0129	0.0137	0.0171	0.0149	0.0089	0.0057	0.0040	0.0030	0.0026	0.0387	0.0266	0.0208	0.0228
32K	0.0179	0.0116	0.0081	0.0063	0.0056	0.0074	0.0088	0.0052	0.0033	0.0022	0.0016	0.0013	0.0281	0.0189	0.0135	0.0104
64K	0.0115	0.0074	0.0051	0.0038	0.0031	0.0029	0.0045	0.0026	0.0016	0.0011	0.0008	0.0006	0.0209	0.0136	0.0097	0.0072
128K	0.0080	0.0050	0.0033	0.0023	0.0017	0.0015	0.0022	0.0013	0.0008	0.0006	0.0004	0.0003	0.0173	0.0108	0.0071	0.0050
256K	0.0062	0.0037	0.0024	0.0015	0.0010	0.0008	0.0012	0.0007	0.0005	0.0003	0.0002	0.0001	0.0145	0.0087	0.0054	0.0035
512K	0.0048	0.0028	0.0017	0.0011	0.0007	0.0005	0.0007	0.0004	0.0003	0.0002	0.0001	0.0001	0.0119	0.0069	0.0041	0.0025

Miss Ratios of Normal 2-Way Set-Associative Caches																
Cache Size	Sector Size (bytes)															
	Unified Cache				Instruction Cache				Data Cache							
	16	32	64	128	16	32	64	128	16	32	64	128	16	32	64	128
4K	0.0803	0.0590	0.0488	0.0460	0.0491	0.0624	0.0485	0.0306	0.0211	0.1109	0.0120	0.0102	0.0793	0.0646	0.0628	0.1595
8K	0.0533	0.0386	0.0313	0.0298	0.0313	0.0382	0.0281	0.0171	0.0113	0.0084	0.0067	0.0061	0.0584	0.0464	0.0428	0.0469
16K	0.0325	0.0225	0.0173	0.0155	0.0157	0.0210	0.0160	0.0097	0.0063	0.0047	0.0037	0.0033	0.0404	0.0280	0.0223	0.0204
32K	0.0201	0.0134	0.0098	0.0080	0.0074	0.0095	0.0096	0.0057	0.0036	0.0025	0.0019	0.0016	0.0291	0.0198	0.0147	0.0119
64K	0.0122	0.0081	0.0058	0.0045	0.0039	0.0040	0.0044	0.0027	0.0018	0.0013	0.0010	0.0008	0.0221	0.0145	0.0104	0.0080
128K	0.0086	0.0055	0.0037	0.0027	0.0022	0.0020	0.0023	0.0014	0.0009	0.0007	0.0005	0.0004	0.0182	0.0114	0.0076	0.0054
256K	0.0067	0.0041	0.0026	0.0017	0.0012	0.0010	0.0014	0.0009	0.0006	0.0004	0.0003	0.0002	0.0150	0.0090	0.0057	0.0037
512K	0.0052	0.0031	0.0019	0.0012	0.0008	0.0005	0.0009	0.0005	0.0003	0.0002	0.0002	0.0001	0.0126	0.0073	0.0043	0.0026

Table 8: Miss ratios for normal set-associative caches.

Best Sector Pool Unified Cache Configurations			
5 Cycle Overhead		15 Cycle Overhead	
4.25KB <b>1.1847</b> 4K 32/16 D7	140.56KB <b>0.1247</b> 256K 128/32 D4	4.25KB <b>1.0745</b> 4K 32/16 D7	172.56KB <b>0.1585</b> 256K 128/32 D5
4.69KB <b>1.1556</b> 4K 32/16 D8	144.56KB <b>0.1216</b> 256K 128/16 D4	4.43KB <b>1.9271</b> 8K 128/32 D4	181.12KB <b>0.1561</b> 256K 64/32 D5
4.86KB <b>1.0856</b> 8K 64/16 D4	146.62KB <b>0.1199</b> 128K 32/32 D8	4.66KB <b>1.6672</b> 4K 32/32 D8	198.28KB <b>0.1520</b> 256K 256/64 D6
5.32KB <b>0.9759</b> 4K 16/16 D8	165.25KB <b>0.1163</b> 128K 16/16 D8	5.32KB <b>1.6266</b> 4K 16/16 D8	202.56KB <b>0.1459</b> 256K 128/64 D6
5.86KB <b>0.9205</b> 8K 64/16 D5	172.56KB <b>0.1132</b> 256K 128/32 D5	5.74KB <b>1.5034</b> 8K 64/32 D5	213.12KB <b>0.1452</b> 256K 64/32 D6
6.48KB <b>0.8838</b> 8K 32/16 D5	176.56KB <b>0.1129</b> 256K 128/16 D5	6.48KB <b>1.4731</b> 8K 32/16 D5	234.56KB <b>0.1384</b> 256K 128/64 D7
6.86KB <b>0.8532</b> 8K 64/16 D6	181.12KB <b>0.1115</b> 256K 64/32 D5	6.74KB <b>1.2896</b> 8K 64/32 D6	264.16KB <b>0.1319</b> 512K 512/64 D4
7.48KB <b>0.7762</b> 8K 32/16 D6	185.12KB <b>0.1100</b> 256K 64/16 D5	7.74KB <b>1.1829</b> 8K 64/32 D7	268.31KB <b>0.1299</b> 512K 256/64 D4
8.48KB <b>0.7132</b> 8K 32/16 D7	202.25KB <b>0.1086</b> 256K 32/16 D5	8.64KB <b>1.1621</b> 8K 64/64 D8	274.12KB <b>0.1263</b> 256K 64/64 D8
9.29KB <b>0.6966</b> 8K 32/32 D8	204.56KB <b>0.1071</b> 256K 128/32 D6	8.68KB <b>1.1530</b> 8K 64/32 D8	328.16KB <b>0.1217</b> 512K 512/64 D5
9.35KB <b>0.6915</b> 8K 32/16 D8	213.12KB <b>0.1037</b> 256K 64/32 D6	8.85KB <b>1.1528</b> 16K 128/32 D4	332.31KB <b>0.1178</b> 512K 256/64 D5
10.58KB <b>0.6267</b> 8K 16/16 D8	234.25KB <b>0.1015</b> 256K 32/16 D6	9.29KB <b>0.9752</b> 8K 32/32 D8	340.62KB <b>0.1163</b> 512K 128/64 D5
11.70KB <b>0.6022</b> 16K 64/16 D5	245.12KB <b>0.0990</b> 256K 64/32 D7	11.45KB <b>0.9257</b> 16K 64/32 D5	394.31KB <b>0.1161</b> 512K 256/128 D6
12.89KB <b>0.5829</b> 16K 32/16 D5	266.25KB <b>0.0970</b> 256K 32/16 D7	12.85KB <b>0.9068</b> 16K 128/32 D6	396.31KB <b>0.1108</b> 512K 256/64 D6
13.45KB <b>0.5798</b> 16K 64/32 D6	272.31KB <b>0.0948</b> 512K 256/32 D4	13.45KB <b>0.8117</b> 16K 64/32 D6	404.62KB <b>0.1075</b> 512K 128/64 D6
13.70KB <b>0.5542</b> 16K 64/16 D6	280.62KB <b>0.0937</b> 512K 128/32 D4	15.45KB <b>0.7561</b> 16K 64/32 D7	460.31KB <b>0.1073</b> 512K 256/64 D7
14.89KB <b>0.5191</b> 16K 32/16 D6	292.25KB <b>0.0913</b> 256K 32/32 D8	17.26KB <b>0.7236</b> 16K 64/64 D8	468.62KB <b>0.1018</b> 512K 128/64 D7
16.89KB <b>0.4838</b> 16K 32/16 D7	328.50KB <b>0.0907</b> 256K 16/16 D8	17.66KB <b>0.7087</b> 32K 128/32 D4	529.62KB <b>0.0993</b> 512K 128/128 D8
18.16KB <b>0.4636</b> 32K 128/16 D4	336.31KB <b>0.0882</b> 512K 256/32 D5	18.52KB <b>0.6505</b> 16K 32/32 D8	547.25KB <b>0.0929</b> 512K 64/64 D8
19.33KB <b>0.4463</b> 32K 64/16 D4	344.62KB <b>0.0860</b> 512K 128/32 D5	21.41KB <b>0.6384</b> 32K 128/64 D5	
21.03KB <b>0.4288</b> 16K 16/16 D8	361.25KB <b>0.0849</b> 512K 64/32 D5	21.66KB <b>0.5950</b> 32K 128/32 D5	
21.66KB <b>0.4250</b> 32K 128/32 D5	400.31KB <b>0.0848</b> 512K 256/32 D6	22.83KB <b>0.5670</b> 32K 64/32 D5	
22.16KB <b>0.4063</b> 32K 128/16 D5	408.62KB <b>0.0813</b> 512K 128/32 D6	25.41KB <b>0.5611</b> 32K 128/64 D6	
22.83KB <b>0.4050</b> 32K 64/32 D5	425.25KB <b>0.0790</b> 512K 64/32 D6	25.66KB <b>0.5442</b> 32K 128/32 D6	
23.33KB <b>0.3774</b> 32K 64/16 D5	472.62KB <b>0.0789</b> 512K 128/32 D7	25.88KB <b>0.5316</b> 64K 256/32 D3	
25.66KB <b>0.3678</b> 32K 32/16 D5	489.25KB <b>0.0752</b> 512K 64/32 D7	26.83KB <b>0.4990</b> 32K 64/32 D6	
26.83KB <b>0.3564</b> 32K 64/32 D6	549.25KB <b>0.0735</b> 512K 64/32 D8	30.83KB <b>0.4608</b> 32K 64/32 D7	
27.33KB <b>0.3426</b> 32K 64/16 D6	582.50KB <b>0.0692</b> 512K 32/32 D8	34.13KB <b>0.4365</b> 64K 256/32 D4	
29.66KB <b>0.3258</b> 32K 32/16 D6		34.45KB <b>0.4311</b> 32K 64/64 D8	
33.66KB <b>0.3019</b> 32K 32/16 D7		35.27KB <b>0.4158</b> 64K 128/32 D4	
35.27KB <b>0.2970</b> 64K 128/32 D4		36.91KB <b>0.3972</b> 32K 32/32 D8	
36.27KB <b>0.2824</b> 64K 128/16 D4		42.13KB <b>0.3933</b> 64K 256/32 D5	
38.53KB <b>0.2731</b> 64K 64/16 D4		42.77KB <b>0.3793</b> 64K 128/64 D5	
41.81KB <b>0.2641</b> 32K 16/16 D8		43.27KB <b>0.3631</b> 64K 128/32 D5	
43.27KB <b>0.2594</b> 64K 128/32 D5		45.53KB <b>0.3485</b> 64K 64/32 D5	
44.27KB <b>0.2528</b> 64K 128/16 D5		50.77KB <b>0.3470</b> 64K 128/64 D6	
45.53KB <b>0.2490</b> 64K 64/32 D5		51.27KB <b>0.3425</b> 64K 128/32 D6	
46.53KB <b>0.2385</b> 64K 64/16 D5		51.70KB <b>0.3367</b> 128K 256/32 D3	
51.06KB <b>0.2304</b> 64K 32/16 D5		53.53KB <b>0.3190</b> 64K 64/32 D6	
53.53KB <b>0.2279</b> 64K 64/32 D6		61.53KB <b>0.3008</b> 64K 64/32 D7	
54.53KB <b>0.2239</b> 64K 64/16 D6		67.20KB <b>0.2891</b> 128K 256/64 D4	
55.41KB <b>0.2212</b> 128K 128/16 D3		68.20KB <b>0.2718</b> 128K 256/32 D4	
59.06KB <b>0.2112</b> 64K 32/16 D6		70.41KB <b>0.2620</b> 128K 128/32 D4	
67.06KB <b>0.1975</b> 64K 32/16 D7		73.56KB <b>0.2542</b> 64K 32/32 D8	
68.20KB <b>0.1942</b> 128K 256/32 D4		83.20KB <b>0.2493</b> 128K 256/64 D5	
70.41KB <b>0.1871</b> 128K 128/32 D4		84.20KB <b>0.2419</b> 128K 256/32 D5	
72.41KB <b>0.1778</b> 128K 128/16 D4		85.41KB <b>0.2389</b> 128K 128/64 D5	
76.81KB <b>0.1741</b> 128K 64/16 D4		86.41KB <b>0.2265</b> 128K 128/32 D5	
83.13KB <b>0.1710</b> 64K 16/16 D8		90.81KB <b>0.2206</b> 128K 64/32 D5	
86.41KB <b>0.1618</b> 128K 128/32 D5		101.41KB <b>0.2112</b> 128K 128/64 D6	
88.41KB <b>0.1573</b> 128K 128/16 D5		102.41KB <b>0.2078</b> 128K 128/32 D6	
92.81KB <b>0.1513</b> 128K 64/16 D5		106.81KB <b>0.1978</b> 128K 64/32 D6	
101.63KB <b>0.1485</b> 128K 32/16 D5		117.41KB <b>0.1960</b> 128K 128/64 D7	
102.41KB <b>0.1484</b> 128K 128/32 D6		122.81KB <b>0.1860</b> 128K 64/32 D7	
104.41KB <b>0.1472</b> 128K 128/16 D6		134.28KB <b>0.1819</b> 256K 256/64 D4	
106.81KB <b>0.1413</b> 128K 64/32 D6		136.28KB <b>0.1777</b> 256K 256/32 D4	
108.81KB <b>0.1392</b> 128K 64/16 D6		137.31KB <b>0.1725</b> 128K 64/64 D8	
117.62KB <b>0.1343</b> 128K 32/16 D6		146.62KB <b>0.1679</b> 128K 32/32 D8	
122.81KB <b>0.1328</b> 128K 64/32 D7		166.28KB <b>0.1620</b> 256K 256/64 D5	
133.62KB <b>0.1264</b> 128K 32/16 D7		170.56KB <b>0.1588</b> 256K 128/64 D5	

Table 9: The best sector pool unified cache configurations for a given bit budget, 5 and 15 cycle overhead. Each entry contains the total bits to implement the cache (in Kbytes), the additional delay (in bold), the nominal cache size, the sector/subsector size, and the depth (1-8).

Best Sector Pool Instruction Cache Configurations			
5 Cycle Overhead		15 Cycle Overhead	
4.22KB 0.7407 4K 32/16 D7	73.31KB 0.0632 64K 32/32 D8	4.20KB 1.1175 8K 256/64 D4	97.85KB 0.0665 128K 512/64 D6
4.40KB 0.7263 8K 128/32 D4	81.85KB 0.0604 128K 512/64 D5	4.25KB 1.0701 8K 256/32 D4	98.58KB 0.0637 128K 256/128 D6
4.49KB 0.6749 8K 128/16 D4	82.95KB 0.0557 128K 256/64 D5	4.32KB 1.0603 4K 64/64 D8	98.95KB 0.0587 128K 256/64 D6
4.64KB 0.6686 4K 32/32 D8	83.70KB 0.0516 128K 256/32 D5	4.40KB 1.0168 8K 128/32 D4	101.16KB 0.0560 128K 128/64 D6
4.80KB 0.6520 8K 64/16 D4	85.91KB 0.0497 128K 128/32 D5	4.64KB 0.9291 4K 32/32 D8	114.95KB 0.0540 128K 256/64 D7
5.25KB 0.6393 8K 256/32 D5	90.31KB 0.0491 128K 64/32 D5	5.20KB 0.9039 8K 256/64 D5	117.16KB 0.0496 128K 128/64 D7
5.29KB 0.6077 4K 16/16 D8	98.95KB 0.0481 128K 256/64 D6	5.25KB 0.8950 8K 256/32 D5	131.64KB 0.0469 256K 512/64 D4
5.40KB 0.5729 8K 128/32 D5	99.70KB 0.0456 128K 256/32 D6	5.35KB 0.8461 8K 128/64 D5	133.78KB 0.0459 256K 256/64 D4
5.71KB 0.5468 8K 64/32 D5	101.91KB 0.0425 128K 128/32 D6	5.40KB 0.8020 8K 128/32 D5	137.06KB 0.0427 128K 64/64 D8
5.80KB 0.5343 8K 64/16 D5	106.31KB 0.0410 128K 64/32 D6	5.71KB 0.7655 8K 64/32 D5	163.64KB 0.0405 256K 512/64 D5
6.40KB 0.5265 8K 128/32 D6	117.16KB 0.0405 128K 128/64 D7	6.35KB 0.7206 8K 128/64 D6	165.78KB 0.0382 256K 256/64 D5
6.41KB 0.5231 8K 32/16 D5	117.91KB 0.0387 128K 128/32 D7	6.42KB 0.7201 16K 256/32 D3	170.06KB 0.0375 256K 128/64 D5
6.42KB 0.5143 16K 256/32 D3	122.31KB 0.0380 128K 64/32 D7	6.71KB 0.6683 8K 64/32 D6	197.03KB 0.0371 256K 256/128 D6
6.71KB 0.4773 8K 64/32 D6	135.28KB 0.0335 256K 256/32 D4	7.35KB 0.6672 8K 128/64 D7	197.78KB 0.0342 256K 256/64 D6
7.41KB 0.4594 8K 32/16 D6	139.56KB 0.0330 256K 128/32 D4	7.71KB 0.6133 8K 64/32 D7	202.06KB 0.0323 256K 128/64 D6
7.71KB 0.4381 8K 64/32 D7	146.12KB 0.0313 128K 32/32 D8	8.39KB 0.5856 16K 256/64 D4	212.12KB 0.0323 256K 64/32 D6
8.41KB 0.4225 8K 32/16 D7	167.28KB 0.0287 256K 256/32 D5	8.49KB 0.5855 16K 256/32 D4	234.06KB 0.0291 256K 128/64 D7
8.49KB 0.4182 16K 256/32 D4	171.56KB 0.0274 256K 128/32 D5	8.63KB 0.5414 8K 64/64 D8	244.12KB 0.0286 256K 64/32 D7
8.79KB 0.4008 16K 128/32 D4	180.12KB 0.0270 256K 64/32 D5	9.26KB 0.5282 8K 32/32 D8	263.16KB 0.0266 512K 512/64 D4
9.26KB 0.3773 8K 32/32 D8	199.28KB 0.0264 256K 256/32 D6	10.39KB 0.4967 16K 256/64 D5	267.31KB 0.0259 512K 256/64 D4
10.49KB 0.3706 16K 256/32 D5	203.56KB 0.0242 256K 128/32 D6	10.69KB 0.4712 16K 128/64 D5	273.62KB 0.0243 256K 64/64 D8
10.79KB 0.3402 16K 128/32 D5	212.12KB 0.0231 256K 64/32 D6	11.38KB 0.4621 16K 64/32 D5	291.25KB 0.0241 256K 32/32 D8
11.38KB 0.3301 16K 64/32 D5	232.25KB 0.0228 256K 32/16 D6	12.39KB 0.4518 16K 256/64 D6	327.16KB 0.0226 512K 512/64 D5
12.77KB 0.3289 16K 32/16 D5	235.56KB 0.0226 256K 128/32 D7	12.42KB 0.4386 32K 512/64 D3	331.31KB 0.0210 512K 256/64 D5
12.79KB 0.3068 16K 128/32 D6	244.12KB 0.0205 256K 64/32 D7	12.69KB 0.4078 16K 128/64 D6	339.62KB 0.0205 512K 128/64 D5
13.38KB 0.2868 16K 64/32 D6	264.25KB 0.0199 256K 32/16 D7	13.38KB 0.4015 16K 64/32 D6	342.62KB 0.0205 512K 128/32 D5
15.38KB 0.2635 16K 64/32 D7	270.31KB 0.0187 512K 256/32 D4	14.69KB 0.3767 16K 128/64 D7	359.25KB 0.0202 512K 64/32 D5
16.77KB 0.2602 32K 256/64 D4	278.62KB 0.0184 512K 128/32 D4	15.38KB 0.3689 16K 64/32 D7	393.81KB 0.0200 512K 256/128 D6
16.96KB 0.2306 32K 256/32 D4	284.62KB 0.0182 512K 128/16 D4	16.48KB 0.3371 32K 512/64 D4	395.31KB 0.0182 512K 256/64 D6
17.54KB 0.2251 32K 128/32 D4	291.25KB 0.0172 256K 32/32 D8	16.77KB 0.3181 32K 256/64 D4	403.62KB 0.0170 512K 128/64 D6
18.45KB 0.2173 16K 32/32 D8	326.50KB 0.0169 256K 16/16 D8	17.23KB 0.3034 16K 64/64 D8	423.25KB 0.0165 512K 64/32 D6
20.77KB 0.2108 32K 256/64 D5	334.31KB 0.0154 512K 256/32 D5	20.48KB 0.2869 32K 512/64 D5	467.62KB 0.0149 512K 128/64 D7
20.96KB 0.1936 32K 256/32 D5	342.62KB 0.0146 512K 128/32 D5	20.77KB 0.2576 32K 256/64 D5	487.25KB 0.0143 512K 64/32 D7
21.54KB 0.1835 32K 128/32 D5	359.25KB 0.0144 512K 64/32 D5	21.35KB 0.2497 32K 128/64 D5	529.12KB 0.0142 512K 128/128 D8
22.70KB 0.1791 32K 64/32 D5	365.25KB 0.0142 512K 64/16 D5	24.77KB 0.2340 32K 256/64 D6	529.62KB 0.0141 512K 128/64 D8
25.54KB 0.1665 32K 128/32 D6	398.31KB 0.0139 512K 256/32 D6	24.82KB 0.2314 64K 512/64 D3	546.25KB 0.0121 512K 64/64 D8
25.63KB 0.1650 64K 256/32 D3	406.62KB 0.0125 512K 128/32 D6	25.35KB 0.2192 32K 128/64 D6	580.50KB 0.0118 512K 32/32 D8
26.70KB 0.1575 32K 64/32 D6	423.25KB 0.0118 512K 64/32 D6	29.35KB 0.2020 32K 128/64 D7	
29.41KB 0.1571 32K 32/16 D6	462.50KB 0.0115 512K 32/16 D6	30.70KB 0.2016 32K 64/32 D7	
30.70KB 0.1440 32K 64/32 D7	470.62KB 0.0115 512K 128/32 D7	32.94KB 0.1920 64K 512/64 D4	
33.41KB 0.1423 32K 32/16 D7	487.25KB 0.0102 512K 64/32 D7	33.51KB 0.1829 64K 256/64 D4	
33.88KB 0.1361 64K 256/32 D4	526.50KB 0.0098 512K 32/16 D7	34.39KB 0.1750 32K 64/64 D8	
35.02KB 0.1308 64K 128/32 D4	547.25KB 0.0096 512K 64/32 D8	36.78KB 0.1750 32K 32/32 D8	
36.78KB 0.1250 32K 32/32 D8	580.50KB 0.0084 512K 32/32 D8	41.51KB 0.1612 64K 256/64 D5	
41.88KB 0.1239 64K 256/32 D5	649.00KB 0.0083 512K 16/16 D8	42.64KB 0.1536 64K 128/64 D5	
43.02KB 0.1142 64K 128/32 D5		49.51KB 0.1493 64K 256/64 D6	
45.28KB 0.1111 64K 64/32 D5		49.60KB 0.1365 128K 512/64 D3	
50.64KB 0.1109 64K 128/64 D6		50.64KB 0.1356 64K 128/64 D6	
50.70KB 0.1106 128K 256/64 D3		50.70KB 0.1352 128K 256/64 D3	
51.02KB 0.1056 64K 128/32 D6		52.91KB 0.1351 128K 128/64 D3	
51.20KB 0.0992 128K 256/32 D3		57.51KB 0.1328 64K 256/64 D7	
53.41KB 0.0990 128K 128/32 D3		58.64KB 0.1141 64K 128/64 D7	
57.81KB 0.0989 128K 64/32 D3		65.48KB 0.1077 128K 512/128 D4	
58.64KB 0.0934 64K 128/64 D7		65.85KB 0.0927 128K 512/64 D4	
59.02KB 0.0905 64K 128/32 D7		66.95KB 0.0893 128K 256/64 D4	
61.28KB 0.0816 64K 64/32 D7		68.66KB 0.0856 64K 64/64 D8	
65.85KB 0.0759 128K 512/64 D4		81.48KB 0.0814 128K 512/128 D5	
66.95KB 0.0730 128K 256/64 D4		81.85KB 0.0738 128K 512/64 D5	
67.70KB 0.0662 128K 256/32 D4		82.95KB 0.0681 128K 256/64 D5	
69.91KB 0.0653 128K 128/32 D4		85.16KB 0.0668 128K 128/64 D5	

Table 10: The best sector pool instruction cache configurations for a given bit budget, 5 and 15 cycle overhead. Each entry contains the total bits to implement the cache (in Kbytes), the additional delay (in bold), the nominal cache size, the sector/subsector size, and the depth (1-8).

Best Sector Pool Data Cache Configurations			
5 Cycle Overhead		15 Cycle Overhead	
4.25KB 1.0451 4K 32/16 D7	213.12KB <b>0.2369</b> 256K 64/32 D6	4.25KB 1.7419 4K 32/16 D7	394.31KB <b>0.2705</b> 512K 256/128 D6
4.51KB 1.0409 4K 16/8 D6	220.62KB <b>0.2365</b> 512K 128/16 D3	4.66KB 1.5725 4K 32/32 D8	396.31KB <b>0.2608</b> 512K 256/64 D6
4.69KB 1.0298 4K 32/16 D8	234.25KB <b>0.2326</b> 256K 32/16 D6	5.32KB 1.5336 4K 16/16 D8	404.62KB <b>0.2535</b> 512K 128/64 D6
4.86KB 1.0261 8K 64/16 D4	245.12KB <b>0.2290</b> 256K 64/32 D7	5.74KB 1.5264 8K 64/32 D5	460.31KB <b>0.2527</b> 512K 256/64 D7
5.01KB 1.0061 4K 16/8 D7	266.25KB <b>0.2257</b> 256K 32/16 D7	6.48KB 1.4519 8K 32/16 D5	468.62KB <b>0.2409</b> 512K 128/64 D7
5.32KB 0.9201 4K 16/16 D8	272.31KB <b>0.2201</b> 512K 256/32 D4	6.74KB 1.3477 8K 64/32 D6	529.62KB <b>0.2319</b> 512K 128/128 D8
5.86KB 0.9194 8K 64/16 D5	280.62KB <b>0.2175</b> 512K 128/32 D4	7.48KB 1.3157 8K 32/16 D6	547.25KB <b>0.2223</b> 512K 64/64 D8
6.48KB <b>0.8711</b> 8K 32/16 D5	292.25KB <b>0.2140</b> 256K 32/32 D8	7.74KB 1.2835 8K 64/32 D7	
6.86KB <b>0.8590</b> 8K 64/16 D6	336.31KB <b>0.2079</b> 512K 256/32 D5	8.48KB 1.2606 8K 32/16 D7	
7.48KB <b>0.7894</b> 8K 32/16 D6	344.62KB <b>0.2030</b> 512K 128/32 D5	9.29KB 1.1043 8K 32/32 D8	
8.48KB 0.7564 8K 32/16 D7	361.25KB <b>0.2009</b> 512K 64/32 D5	13.45KB 1.0086 16K 64/32 D6	
9.35KB 0.7460 8K 32/16 D8	400.31KB <b>0.2008</b> 512K 256/32 D6	15.45KB 0.9792 16K 64/32 D7	
10.58KB <b>0.6881</b> 8K 16/16 D8	408.62KB <b>0.1938</b> 512K 128/32 D6	17.32KB 0.9714 16K 64/32 D8	
12.89KB <b>0.6818</b> 16K 32/16 D5	425.25KB <b>0.1894</b> 512K 64/32 D6	17.66KB 0.9564 32K 128/32 D4	
13.70KB <b>0.6727</b> 16K 64/16 D6	472.62KB <b>0.1884</b> 512K 128/32 D7	18.52KB <b>0.8947</b> 16K 32/32 D8	
14.89KB 0.6404 16K 32/16 D6	489.25KB <b>0.1817</b> 512K 64/32 D7	21.66KB <b>0.8686</b> 32K 128/32 D5	
16.89KB 0.6276 16K 32/16 D7	549.25KB <b>0.1781</b> 512K 64/32 D8	22.83KB <b>0.8285</b> 32K 64/32 D5	
18.16KB 0.6107 32K 128/16 D4	582.50KB <b>0.1702</b> 512K 32/32 D8	25.88KB <b>0.8201</b> 64K 256/32 D3	
19.33KB <b>0.5898</b> 32K 64/16 D4		26.83KB <b>0.7891</b> 32K 64/32 D6	
21.66KB <b>0.5824</b> 32K 32/16 D4		30.83KB <b>0.7561</b> 32K 64/32 D7	
23.33KB <b>0.5549</b> 32K 64/16 D5		34.13KB 0.7061 64K 256/32 D4	
25.66KB <b>0.5417</b> 32K 32/16 D5		35.27KB <b>0.6790</b> 64K 128/32 D4	
27.33KB <b>0.5364</b> 32K 64/16 D6		36.91KB <b>0.6665</b> 32K 32/32 D8	
27.77KB <b>0.5272</b> 64K 128/16 D3		37.53KB <b>0.6653</b> 64K 64/32 D4	
29.66KB <b>0.5189</b> 32K 32/16 D6		42.13KB <b>0.6402</b> 64K 256/32 D5	
30.03KB <b>0.5186</b> 64K 64/16 D3		43.27KB 0.6050 64K 128/32 D5	
31.33KB <b>0.5161</b> 32K 64/16 D7		45.53KB <b>0.5818</b> 64K 64/32 D5	
33.66KB <b>0.4986</b> 32K 32/16 D7		51.27KB <b>0.5771</b> 64K 128/32 D6	
34.83KB <b>0.4887</b> 32K 64/16 D8		51.70KB <b>0.5579</b> 128K 256/32 D3	
35.27KB <b>0.4850</b> 64K 128/32 D4		53.53KB <b>0.5446</b> 64K 64/32 D6	
36.27KB <b>0.4453</b> 64K 128/16 D4		61.53KB <b>0.5266</b> 64K 64/32 D7	
38.53KB <b>0.4324</b> 64K 64/16 D4		68.20KB <b>0.5024</b> 128K 256/32 D4	
41.81KB <b>0.4252</b> 32K 16/16 D8		70.41KB <b>0.4856</b> 128K 128/32 D4	
43.06KB <b>0.4222</b> 64K 32/16 D4		73.56KB <b>0.4684</b> 64K 32/32 D8	
44.27KB <b>0.3982</b> 64K 128/16 D5		86.41KB <b>0.4521</b> 128K 128/32 D5	
46.53KB <b>0.3817</b> 64K 64/16 D5		90.81KB <b>0.4394</b> 128K 64/32 D5	
51.06KB <b>0.3658</b> 64K 32/16 D5		102.41KB <b>0.4345</b> 128K 128/32 D6	
54.53KB <b>0.3641</b> 64K 64/16 D6		103.28KB <b>0.4246</b> 256K 256/32 D3	
55.41KB <b>0.3540</b> 128K 128/16 D3		106.81KB <b>0.4157</b> 128K 64/32 D6	
59.06KB <b>0.3434</b> 64K 32/16 D6		122.81KB <b>0.4021</b> 128K 64/32 D7	
67.06KB <b>0.3323</b> 64K 32/16 D7		134.28KB <b>0.3972</b> 256K 256/64 D4	
72.41KB <b>0.3239</b> 128K 128/16 D4		136.28KB <b>0.3887</b> 256K 256/32 D4	
76.81KB <b>0.3168</b> 128K 64/16 D4		137.31KB <b>0.3848</b> 128K 64/64 D8	
83.13KB <b>0.3083</b> 64K 16/16 D8		140.56KB <b>0.3810</b> 256K 128/32 D4	
92.81KB <b>0.2994</b> 128K 64/16 D5		146.62KB <b>0.3725</b> 128K 32/32 D8	
101.63KB <b>0.2985</b> 128K 32/16 D5		166.28KB <b>0.3656</b> 256K 256/64 D5	
108.81KB <b>0.2895</b> 128K 64/16 D6		170.56KB <b>0.3573</b> 256K 128/64 D5	
110.56KB <b>0.2858</b> 256K 128/16 D3		172.56KB <b>0.3563</b> 256K 128/32 D5	
117.62KB <b>0.2805</b> 128K 32/16 D6		181.12KB <b>0.3504</b> 256K 64/32 D5	
133.62KB <b>0.2722</b> 128K 32/16 D7		198.28KB <b>0.3483</b> 256K 256/64 D6	
140.56KB <b>0.2721</b> 256K 128/32 D4		199.16KB <b>0.3403</b> 512K 512/64 D3	
144.56KB <b>0.2654</b> 256K 128/16 D4		202.56KB <b>0.3341</b> 256K 128/64 D6	
153.12KB <b>0.2617</b> 256K 64/16 D4		213.12KB <b>0.3317</b> 256K 64/32 D6	
165.25KB <b>0.2567</b> 128K 16/16 D8		234.56KB <b>0.3197</b> 256K 128/64 D7	
172.56KB <b>0.2545</b> 256K 128/32 D5		264.16KB <b>0.3051</b> 512K 512/64 D4	
176.56KB <b>0.2528</b> 256K 128/16 D5		268.31KB <b>0.2999</b> 512K 256/64 D4	
181.12KB <b>0.2503</b> 256K 64/32 D5		274.12KB <b>0.2942</b> 256K 64/64 D8	
185.12KB <b>0.2470</b> 256K 64/16 D5		328.16KB <b>0.2851</b> 512K 512/64 D5	
202.25KB <b>0.2438</b> 256K 32/16 D5		332.31KB <b>0.2758</b> 512K 256/64 D5	
206.31KB <b>0.2406</b> 512K 256/32 D3		340.62KB <b>0.2722</b> 512K 128/64 D5	

Table 11: The best sector pool data cache configurations for a given bit budget, 5 and 15 cycle overhead. Each entry contains the total bits to implement the cache (in Kbytes), the additional delay (in bold), the nominal cache size, the sector/subsector size, and the depth (1-8).