Zero-Voltage Switching for Flying Capacitor Multi-Level Converters



Margaret Blackwell

Electrical Engineering and Computer Sciences University of California at Berkeley

Technical Report No. UCB/EECS-2019-35 http://www2.eecs.berkeley.edu/Pubs/TechRpts/2019/EECS-2019-35.html

May 14, 2019

Copyright © 2019, by the author(s). All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

Zero-Voltage Switching for Flying Capacitor Multi-Level Converters

by

Margaret Elizabeth Blackwell

A thesis submitted in partial satisfaction of the

requirements for the degree of

Master of Science

 in

Engineering - Electrical Engineering and Computer Sciences

in the

Graduate Division

of the

University of California, Berkeley

Committee in charge:

Associate Professor Robert Pilawa-Podgurski, Chair Professor Seth Sanders Associate Professor Duncan Callaway

Spring 2019

Zero-Voltage Switching for Flying Capacitor Multi-Level Converters

Copyright 2019 by Margaret Elizabeth Blackwell

Abstract

Zero-Voltage Switching for Flying Capacitor Multi-Level Converters

by

Margaret Elizabeth Blackwell

Master of Science in Engineering - Electrical Engineering and Computer Sciences

University of California, Berkeley

Associate Professor Robert Pilawa-Podgurski, Chair

This thesis presents a control technique to improve power density and efficiency of a specific power converter topology, the flying capacitor multi-level (FCML) topology. Controlling these converters in such a way to achieve zero-voltage switching (ZVS) across the full range of duty cycles, reduces switching losses and therefore can be used to allow for more dense designs, or more efficient operation. Previous works have used variable frequency control to enable ZVS at specific duty cycles in FCML converters, but have not been able to use these methods to enable ZVS across the full range. This work uses dynamic level selection and variable frequency control to increase inductor current ripple at duty cycle ranges for which ZVS was previously unattainable. Furthermore, a mathematical analysis to determine parameters for active voltage balancing of the flying capacitors during a dynamic level transition is presented. An experimental 5-level FCML prototype was built using GaN devices on a single-sided printed circuit board (PCB) to demonstrate this control technique. We demonstrate 4-level and 5-level operation with ZVS at duty cycles that are not possible with 5-level operation alone, as well as dynamic level transitioning with active flying capacitor voltage balancing. To Mom and Dad, for your infinite love and encouragement and To Devin, for your incessant love and encouragement

Contents

Co	ontents	ii
Li	ist of Figures	iv
Li	ist of Tables	vi
1	Introduction	1
2	Background2.1Conventional Buck Converter2.2Flying Capacitor Multi-Level Converter	3 3 4
3	Zero-Voltage Switching3.1Quasi-Square-Wave Zero-Voltage Switching3.2QSW ZVS for FCML Converters3.3ZVS Challenges for FCML Converters	7 7 10 11
4	Dynamic Level Selection4.1Dynamic Level Selection4.2Level Evaluation4.3Frequency Limitations	13 13 14 17
5	Flying Capacitor Active Balancing5.1 Constant Effective Duty Cycle Active Balancing5.2 Active Balancing Parameter Calculation	19 19 21
6	Experimental Results6.1Experimental Prototype6.2Zero-Voltage Switching6.3Dynamic Level Transitioning6.4Active Balancing Parameter Calculations6.5Converter Efficiency	 29 29 30 32 35 37

7	Conclusions 7.1 Future Work	40 40
Bi	bliography	42
A	Matlab Active Balancing Calculations	47
В	Five-level FCML Hardware Prototype Circuit Schematic and PCB Layout	86
С	Microcontroller Code for Dynamic Level Transitioning with Active Bal- ancing	103

iii

List of Figures

$2.1 \\ 2.2$	Conventional two-level buck converter schematic	$\frac{3}{5}$
2.2 2.3	Five-level FCML PS-PWM control signals at different duty cycles and the associ- ated switch-node voltage exhibiting the effective duty cycle and reduced inductor	
2.4	voltage swing	5 6
3.1	Two-level buck converter waveforms for ZVS conditions. The inductor current must have enough ripple to reach a peak negative value, I_{ZVS} , which can discharge the parasitic capacitance $C_{S_{1A}}$ of the buck switch-pair and allow for ZVS	8
3.2 3.3	Two-level buck switch-pair with parasitic capacitances. $\ldots \ldots \ldots \ldots \ldots \ldots$ Inductor current must have enough ripple to reach a peak negative value, I_{ZVS} which can discharge the parasitic capacitance $C_{S_{iA}}$ of an arbitrary switch pair	8
3.4	and allow for ZVS	11 12
4.1	The proposed method implements dynamic level changing to avoid operation at the inductor current ripple valleys and to maintain ZVS across the entire duty	14
4.2	cycle range	14 15
4.3 4.4	Simulated converter waveforms for the proposed method	17 18
5.1	Active balancing through duty cycle adjustment for γ number of cycles is implemented at transitions between different numbers of levels.	21

5.2	Sub-periods for the lowest duty-cycle range of a 5/4-level FCML for calculating active balancing capacitor voltages
5.3	Flowchart for determining the α and γ combination for the fastest active rebalancing during dynamic level transitioning
5.4	The active balancing parameters corresponding to the shortest settling time exhibit a similar relationship with output current for different input voltages 28
6.1	Hardware Prototype
6.2	Five-level FCML circuit schematic drawing
6.3	Annotated photograph of the experimental prototype
6.4	ZVS is achieved for 4-level operation at a duty cycle for which 5-level operation cannot achieve ZVS.
6.5	ZVS is achieved for 5-level operation at a duty cycle for which 4-level operation
66	
$6.6 \\ 6.7$	Level transitioning with natural balancing. \ldots \ldots \ldots \ldots \ldots \ldots 33 Active balancing decreases the settling time of capacitors C_1 and C_3 during a
0.1	transition from 5- to 4-level operation
6.8	Active balancing decreases the settling time of capacitors C_1 and C_3 during a
<i>c</i> 0	transition from 4- to 5-level operation
6.9	Level transitioning with less aggressive active balancing has a longer settling time, but a lower magnitude of increased inductor current ripple
6.10	The active balancing model calculated in Matlab closely corresponds to measured waveforms for this 5- to 4-level transition with $\alpha = 2.0$ and $\gamma = 7. \ldots 36$
	Higher efficiency points closely correspond with the proposed method in Fig. 4.1. 37
6.12	Power loss for 4- and 5-level operation with manually tuned ZVS switching fre- quency
B.1	Top level circuit schematic for the 5-level FCML prototype
B.2	Circuit schematic for the 5-level FCML power stage.
B.3	Circuit schematic for a high-side switch including gate driver
B.4	Circuit schematic for a low-side switch including gate driver
B.5	
B.6	Circuit schematic for the (unused) unfolder stage
B.7	Circuit schematic for the switch pairs of the unfolder stage
B.8	Circuit schematic for the LDOs used for the unfolder stage
B.9	Circuit schematic for current sensing
B.10	Circuit schematic for voltage sensing
B.11	Circuit schematic for a voltage sensing network
	Top layer of PCB
	First inner layer of PCB
	Second inner layer of PCB
B.15	Bottom layer of PCB

v

List of Tables

4.1	4/5 Level Switch Pair Configurations and Flying Capacitor Impact	16
4.2	5/6 Level Switch Pair Configurations and Flying Capacitor Impact	16
4.3	Frequency Limits	17
5.1	Flying Capacitor Charge and Discharge Sub-periods	20
6.1	Component Listing of the Hardware Prototype	31

Acknowledgments

Firstly, I would like to thank the University of Illinois Urbana-Champaign SURGE Fellowship program for funding my first year of graduate school and ARPA-E for funding this work during the second year.

I would like to thank Dr. Prasad Enjeti at Texas A&M University for providing me with the opportunity to jump into power electronics research as an undergraduate student, and for being a proponent of my success even after graduation.

I am also extremely grateful to my research adviser, Dr. Robert Pilawa-Podgurski. Not only did he take a chance on inviting me to join his group, but when a job opportunity arose at UC Berkeley, he extended the offer for me to join him in the move before ever having worked with me. His confidence in me and in my potential has been much needed encouragement over the past two years (and likely will continue to be in the years to come). Thank you for taking the time to be involved with my research, as well as caring about my life outside of the lab.

I want to thank the members of the "Pilawa Research Group" as well: Derek Chou, Nate Pallo, Zichao Ye, Zitao Liao, Chris Barth, Rose Abramson, Yizhe Zhang, Kelly Fernandez, Pourya Assem, Wen-Cheun (Joseph) Liu, Joseph Schaadt, Tom Foulkes, and Pei Han Ng. In addition to helping answer questions, discussing ideas, as well as helping in the lab, they have continually supported my success and have been sincere friends to me. A special "thank you" to both Nathan Brooks, for challenging my thoughts, ideas, and methods, and for helping to think up solutions, and to Dr. Enver Candan for being so genuine with including me in your work from the moment I entered the group, and for taking the time to teach me.

I want to thank Sam Coday, for being by my side and navigating graduate school with me. When I started graduate school, I never expected to make such an amazing friend as Sam and if not for her, I surely would not have even made it through the first semester. Thank you for sharing in my struggles and accomplishments and for motivating me, especially through the writing of this thesis.

The member of my research group I would most like to thank is Andrew Stillwell. Without Andrew, this thesis would not exist. From proposing the idea, to working with me to complete it, he has been my guide and mentor through these first two years of graduate school. Thank you for not only encouraging me and having confidence in my abilities, but letting me know that when I needed to hear it. I want to thank you for teaching me, helping me through my struggles, being excited about my successes, and for being my friend.

Finally, I would like to thank my friends and family, who provide motivation and encouragement. I want to especially thank Mom, Dad, Matthew, Timothy, Andrew, and Sabrina for loving me and not forgetting me even though I am several states away. Thank you for being proud of me; it is what keeps me continuing on in my studies and career. Last, but certainly not least, I want to send a million thanks to Devin. Thank you for your dedication to me and to helping me pursue my dreams. Thank you for loving me with your whole heart and for always being there for me. You know I would be lost without you, so I am eternally grateful that I have found a partner in you.

Chapter 1 Introduction

Power electronics, the field of utilizing switching devices to convert between forms and levels of power, is continually growing and open to crucial advancements. Oak Ridge National Laboratory estimates that by 2030, about 80% of electricity could flow through power electronics [1], either on the side of power generation or consumption. Applications that are heavily dependent on power electronics, such as electrification of transportation, grid integration of renewable energy sources, and data center power delivery are expanding, consequently pushing the advancement of power electronics, specifically in the areas of power density and efficiency [2]. A few potential methods of approaching these challenges are: increasing switching frequency, changing topologies, or targeting and reducing component losses. Increasing switching frequency or changing topologies can allow for reduced component sizing. Reducing specific component losses, such as those associated with magnetic components or switching devices, can increase efficiency, as well as allow for further increase in power density. In this work, we combine each of these methods using a novel control technique with the flying capacitor multi-level (FCML) topology to improve both efficiency and power density.

FCML converters utilize one or more flying capacitors, which are capacitors that are connected to various voltage potentials in the circuit via a network of switching devices. These capacitors in an FCML converter act as energy storage elements to reduce the switch voltage stress of each transistor and to reduce the volt-second on the inductor [3–8]. These benefits allow the use of lower voltage rated switches, which permits higher switching frequencies as a result of lower switching losses. The increase in switching frequency, in conjunction with the reduction in inductor volt-second, due to inherent qualities of the FCML topology, leads to a reduction in the volume of the inductor and the total volume of the converter. However, with this decrease in volume comes a necessity to increase efficiency because the surface area for heat transfer is reduced. Further reduction in volume can be achieved through higher frequency switching at the cost of higher switching losses. To mitigate these switching losses, zero-voltage switching (ZVS) can be employed at selected duty cycles as shown in [9, 10] through variable frequency control. However, both works noted the challenges inherent to FCML operation of obtaining ZVS at specific duty cycles. For DC/AC or AC/DC converter applications, or for applications with wide input voltage ranges, the duty cycle of the switches must vary across a wide range. However, due to the nature of FCML operation detailed in this paper, maintaining ZVS across the full range is a challenge. In [11], the inductor current ripple is *minimized* by dynamically varying the number of levels of the FCML converter, which is suitable for hard-switched operation. Here, we propose to dynamically vary the number of levels to *increase* the inductor current ripple and, in conjunction with variable frequency control, maintain the necessary conditions for ZVS across the full duty cycle range.

We derive the underlying mechanisms in FCML converters which make ZVS difficult or impossible at specific duty cycle ranges, and show how dynamic level selection overcomes this challenge. Additionally, we detail the capacitor voltage considerations necessary to decide the number of converter levels and switch implementation. Our control strategy is validated in hardware through a 5-level experimental prototype, which demonstrates ZVS at duty cycles previously unattainable. Level transitioning is demonstrated with active balancing through the use of duty cycle adjustment. This thesis presents a method of ensuring ZVS operation across a full range of conversion ratios for an FCML converter, and demonstrates this method in a compact and flat hardware prototype [12].

The remainder of this thesis is organized as follows: Chapter 2 reviews the basics of a conventional two-level buck converter, as well as details FCML operation. Chapter 3 describes quasi-square-wave ZVS operation and how this approach applies to FCML converters. Additionally, this chapter derives the fundamental characteristics of FCML converters that prevent ZVS operation at specific duty cycles. Chapter 4 explores current solutions to FCML ZVS challenges and proposes dynamic level selection to overcome these challenges. This chapter also steps through the design process of implementing level transitioning. Chapter 5 describes the active balancing method for level transitions and presents a method to determine parameters for active balancing corresponding to the shortest settling time. Chapter 6 demonstrates the method of dynamic level selection for a wide duty cycle range in hardware, as well as the efficiency benefits of using this method for wide-range ZVS. Finally, Chapter 7 summarizes the contribution of this thesis and proposes future work on this topic.

Chapter 2 Background

Several applications including data center power delivery rely on power electronics to perform voltage step-down processes. Converting energy from the electrical grid at higher voltages to the lower voltages used by various systems (e.g. the servers and individual CPUs within the data center architecture) require highly efficient power converters. In this chapter, we discuss a simple step-down power converter as the basis for an expanded multi-level step-down converter: the flying capacitor multi-level (FCML) topology. We detail FCML operation as well as the advantages of the FCML topology over the simple buck converter.

2.1 Conventional Buck Converter



Figure 2.1: Conventional two-level buck converter schematic.

A standard switching power converter for voltage step-down is the buck converter [13]. Fig. 2.1 shows the circuit schematic for the conventional buck converter. The two switches, S_{1A} and S_{1B} , are operated as a complementary pair; that is, when S_{1A} turns on, S_{1B} turns off, and vice-versa. The percentage of time within the switching period T_{sw} that each switch is turned on is the duty cycle, D. For the buck converter, the voltage conversion ratio from the input to the output is equivalent to the duty cycle, as given by (2.1). A method of varying the duty cycle, called pulse width modulation (PWM), can be used to adjust the conversion ratio across a 60/50 Hz AC line cycle for AC/DC and DC/AC conversion. In the conventional buck converter, the maximum voltage stress (neglecting ringing) across each of the switches is equal to the full input voltage, V_{in} . Furthermore, the voltage across the inductor during the on-time $(D \cdot T_{sw})$ of S_{1A} is $(1 - D) \cdot V_{in}$, and the current

across the inductor during the on-time $(D \cdot T_{sw})$ of S_{1A} is $(1 - D) \cdot V_{in}$, and the current ripple found by using the inductor voltage, (2.2), is given by (2.3) where L is the inductance and $f_{sw} = 1/T_{sw}$ is the switching frequency. The voltage swing across the inductor for the buck converter is equal to V_{in} . This voltage swing is the difference in voltage between the highest voltage across the inductor and the lowest voltage across the inductor during one switching period. While the conventional buck converter is relatively simple, a few drawbacks include the large voltage ratings necessary for the switches, as well as the large voltage at the switch-node (V_{sw} in Fig. 2.1) which requires a larger filter inductor, L. Furthermore, the large voltage swing and therefore, large dV/dt transitions at the switch-node can induce voltage overshoots at the switching transistions because of parasitic inductances, as well as can pose a problem for filtering electromagnetic interference (EMI). These limitations can be addressed by investigating other circuit topologies.

$$V_{out} = D \cdot V_{in} \tag{2.1}$$

$$V_L = L \frac{di_L}{dt} \tag{2.2}$$

$$\Delta i_L = \frac{V_{in} \cdot (1 - D) \cdot D}{L \cdot f_{sw}} \tag{2.3}$$

2.2 Flying Capacitor Multi-Level Converter

One potential way to address the limitations of the conventional buck converter is to extend the converter to a multi-level topology, for example, the flying capacitor multi-level (FCML) topology, introduced in [3]. The FCML can be configured to step-up [14–17] or step-down [9, 18-21 the input voltage. or have bi-directional capabilities [10, 22]; here we use the buck configuration. Fig. 2.2 shows a schematic drawing of the 5-level FCML buck converter used in this work with flying capacitors labeled C_1 , C_2 , and C_3 . The voltage conversion ratio of the buck FCML is equivalent to that of the traditional two-level buck converter, given by (2.1) [3]. Phase-shifted PWM (PS-PWM) [3, 18] is typically used for FCML converters of N levels with each switch pair (labeled S_{iA} and S_{iB}) operated complementary to each other at duty cycle, D, and phase shifted by $\Phi = 360^{\circ}/(N-1)$. Inherent to the FCML operation are both the converter duty cycle, D, and an effective duty cycle at the switching-node, D_{eff} given by (2.4), which affects the inductor current ripple, Δi_{pp} , given by (2.5). Fig. 2.3a and Fig. 2.3b show the switch control signals for two different duty cycles that generate the same effective duty cycle at the switch-node. At these two duty cycles, the switch-node voltage swing remains the same in magnitude, but the absolute voltage levels are shifted. This voltage shift is a characteristic of the multi-level nature of the FCML topology.

$$D_{eff} = D \cdot (N-1) - floor(D \cdot (N-1))$$

$$(2.4)$$



Figure 2.2: 5-Level FCML Converter Schematic.



(a) For lower duty cycles (0 - 25%), the switch-node voltage in a 5-level FCML alternates between 0 V and $\frac{1}{4}$ of the input voltage. Here, a 12.5% duty cycle at a switching frequency, f_{sw} , yields a 50% effective duty cycle and an effective switching frequency $f_{eff} = 3 \cdot f_{sw}$ at the switch node.

(b) For a range of duty cycles higher than those in Fig. 2.3a (e.g. 25 - 50%), the switch-node voltage in a 5-level FCML alternates between $\frac{1}{4}$ and $\frac{1}{2}$ of the input voltage. Here, a 37.5% duty cycle at a switching frequency, f_{sw} , yields a 50% effective duty cycle and an effective switching frequency $f_{eff} = 3 \cdot f_{sw}$ at the switch node.

Figure 2.3: Five-level FCML PS-PWM control signals at different duty cycles and the associated switch-node voltage exhibiting the effective duty cycle and reduced inductor voltage swing.

$$\Delta i_{pp} = \frac{V_{in} \cdot (D_{eff} \cdot (1 - D_{eff}))}{L \cdot f_{sw} \cdot (N - 1)^2}$$

$$\tag{2.5}$$

One advantage of the FCML converter with PS-PWM control is the reduced switch voltage stress, $V_{in}/(N-1)$, because the flying capacitors, C_k , are held at a steady-state voltage, (2.6). The capacitors that flank each switch are separated by only a fraction of the input voltage based on the number of levels. This voltage differential is the voltage that the switch must be rated to block (neglecting margins for overshoot/ringing). Because of the reduced voltage requirement, higher power density converters can be designed by using smaller transistors [6,18].

' _{in}/2

$$V_{C_k} = \frac{k \cdot V_{in}}{(N-1)}, k = 1, 2...(N-2)$$
(2.6)

Additionally, the voltage across the inductor swings by only $V_{in}/(N-1)$ as compared to the conventional buck inductor which swings by the full input voltage. Fig. 2.4 shows this reduced voltage step on the inductor and demonstrates the multi-level structure of this topology as evident by the number of discrete voltage levels at the inductor. Across a period of changing duty cycles, the switch-node voltage alternates between different voltage levels that are determined by the level number, N, of the converter, but experiences a constant voltage swing, reduced from that of the two-level buck converter. Furthermore, the FCML topology has an inherent frequency multiplication at the switch-node, V_{sw} in Fig. 2.2, that allows for a reduction in filter inductance. For a given switching frequency, f_{sw} , the effective switching frequency, f_{eff} , seen at the inductor is $(N-1) \cdot f_{sw}$, shown in Fig. 2.3. Both the frequency multiplication and voltage reduction lead to a required inductance decrease by $(N-1)^2$. A reduction in the passive component requirements can allow for converters of higher power density. However, decreased passive component volume is only one aspect to address when designing high efficiency, high density power converters. The following chapter will explore another technique that can be used to reduce converter power losses and increase efficiency.



Figure 2.4: Multiple discrete voltage levels can be generated at the switch-node with an FCML converter, in this example with a 5-level FCML, thereby reducing the dV/dt transitions at the switch-node and across the inductor, allowing for a reduction in filter requirements.

Chapter 3

Zero-Voltage Switching

One approach to increase converter power density is to reduce the size of the passive components (capacitors and inductors). Chapter 2 describes how the inductor size can be reduced by using a multi-level topology; in this chapter, we discuss a control technique that can be used to reduce converter losses. Loss reduction can be used to increase efficiency in the same converter volume or allow the same efficiency in a smaller volume by reducing passive components further.

By rearranging (2.3), we can see that either increasing the allowed current ripple or increasing the switching frequency can lead to a smaller inductance requirement. However, increasing the peak-to-peak current ripple on the inductor increases inductor core losses and AC conduction losses. Similarly, increasing the switching frequency increases the losses associated with switching. Although, through control techniques, such as implementing soft-switching, we can reduce switching losses and allow faster switching without incurring excessive penalties.

Zero-voltage switching (ZVS) is one method of achieving soft-switching conditions by switching when the voltage across the transistor is zero [13,23]. ZVS can be realized through resonant operation [24–26] or by using quasi-square-wave (QSW) control [9,23,27–29]. The fundamental operation of QSW ZVS is described in Section 3.1, as well as design and control considerations for ZVS. Sections 3.2 and 3.3 detail how QSW ZVS can be applied to the FCML topology and the challenges that arise in maintaining ZVS across wide operating conditions.

3.1 Quasi-Square-Wave Zero-Voltage Switching

The quasi-square-wave (QSW) control method entails adjusting the on-times and deadtimes (time when neither switch is on) of the transistors such that the inductor current charges/discharges the parasitic capacitances of the transistor, and allows a zero-voltage switch transition [23, 27]. If either the voltage across the transistor or the current through the transistor is zero, then the power loss ($P = I \cdot V$) is zero. In this case, we control the



Figure 3.1: Two-level buck converter waveforms for ZVS conditions. The inductor current must have enough ripple to reach a peak negative value, I_{ZVS} , which can discharge the parasitic capacitance $C_{S_{1A}}$ of the buck switch-pair and allow for ZVS.

switch voltage to be zero before the transition.





(a) Positive inductor current in Region 1 of Fig. 3.1 discharges the parasitic capacitance of the low-side switch and allows ZVS.



(b) Negative inductor current is needed in Region 2 of Fig. 3.1 to discharge the parasitic capacitance of the high-side switch and allow ZVS.

Figure 3.2: Two-level buck switch-pair with parasitic capacitances.

Fig. 3.2a, can discharge quickly from $V_{C_{S1B}} = V_{in}$ to 0 V with this positive current, i_L , thus enabling a zero-voltage at the time of switching. Once the parasitic capacitance has fully discharged, the body diode (or body diode-like mechanism in GaN transistors) of the switch becomes forward biased and begins to conduct, contributing a small diode voltage drop shown in Fig. 3.1. Therefore, the deadtime should be designed to be sufficiently long to allow the switch capacitance to fully discharge, but short enough to minimize the length of the body diode conduction time.

Conversely, ZVS for the high-side switch, S_{1A} , is more difficult because a negative current during the deadtime of Region 2 is required to discharge the parasitic capacitance, $C_{S_{1A}}$, to 0 V before switching, shown in Fig. 3.2b. The ZVS mechanism for the high-side switch is the same as that for the low-side switch, however it requires the inductor current to be in the opposite direction. Having a negative inductor current for a portion of the switching cycle requires a sufficiently large inductor current ripple. This ripple may need to be rather large as the average output current of the converter increases. It is possible in some cases to design the inductor and control the switching frequency such that the inductor current does go negative. This control method and its shortcomings in some applications are discussed below.

The deadtimes set for Region 1 and Region 2 are determined based on the current at the switch turn-on and turn-off transitions in these regions, and the total effective capacitance and voltage that needs to be charged or discharged. In [31], the total charge equivalent capacitance is found by (3.1) and is used to determine the minimum amount of negative current, I_{ZVS} , needed to discharge the parasitic switch capacitances. The amount of energy stored in the inductor at the time of the transition must be sufficient to discharge the parasitic switch capacitance from its full V_{ds} voltage, which in the case of the two-level buck is V_{in} , to zero volts. By comparing the energy stored in the inductor with the energy needed to be discharged from the total charge equivalent parasitic capacitance (3.2), the minimum negative current peak needed for ZVS can be found by (3.3) [31]. For the two-level buck converter, the total equivalent capacitance is the parallel combination of two switch output capacitors since while one capacitor is discharging, the other is charging in parallel, as seen in Fig. 3.2. The time needed to discharge the equivalent capacitance is found using an analysis of resonance between the inductor and switch capacitance [32, 33].

$$C_{eqv,ch} = \frac{\int_0^{V_{ds}} C_{oss}(v) dv}{V_{ds}}$$
(3.1)

$$\frac{1}{2}LI_{ZVS} \ge C_{tot}V_{ds}^2 \tag{3.2}$$

$$I_{ZVS} = \sqrt{\frac{2 \cdot (C_{tot}) V_{ds}^2}{L}} \tag{3.3a}$$

$$C_{tot} = 2 \cdot C_{eqv,ch} \tag{3.3b}$$

The minimum deadtime for ZVS conditions can be calculated by (3.4) and (3.5) [30, 34]. The solution to the second-order differential equation that describes the current waveshape during the deadtime is dependent on the initial voltage across the inductor. The initial inductor voltage, $V_{L_{ZVS}}$, differs for the high-side and low-side switches based on how the switches connected the circuit components before the ZVS deadtime and is given by (3.5). The deadtime should be designed to minimize body diode conduction as mentioned above since this unnecessary diode conduction leads to power loss and lower efficiency. Furthermore, selection of the switches should take into account the equivalent output capacitance of the switches. Larger parasitic capacitance requires more energy to discharge, which means either a longer deadtime, which can hurt efficiency, or a larger negative inductor current/ larger inductor current ripple, which consequently leads to increased inductor core losses and AC conduction losses.

$$t_d \ge \frac{1}{\omega_0} (tan^{-1} (\frac{V_{L_{ZVS}}}{Z_0 \cdot I_{ZVS}}) + \frac{\pi}{2})$$
(3.4a)

$$\omega_0 = \sqrt{L \cdot C_{tot}} \tag{3.4b}$$

$$Z_0 = \sqrt{\frac{L}{C_{tot}}} \tag{3.4c}$$

$$V_{L_{ZVS}} = \begin{cases} -D \cdot V_{in}, & \text{for } S_{1_A} \\ (1-D) \cdot V_{in}, & \text{for } S_{1_B} \end{cases}$$
(3.5)

3.2 QSW ZVS for FCML Converters

The above quasi-square-wave technique can be applied to the phase-shifted PWM (PS-PWM) control scheme typically used with FCML converters. However, there are a few differences between QSW ZVS for a two-level topology and for a multi-level topology. As seen in Fig. 2.2, there are now several switch-pairs that need ZVS. Because PS-PWM is utilized, the parasitic switch capacitances do not necessarily charge/discharge directly through the input source, instead there may be flying capacitors through which the inductor current also flows. However, because only one pair, Fig. 3.3b, transitions at a time and the two switches in that pair are complementary, only the commutation loop between the two switches in a single pair affects ZVS operation. Furthermore, the voltage needed to be discharged from the parasitic capacitances is reduced from the full input voltage (for a two-level buck) to only a fraction, of the input voltage (for the FCML buck), shown in Fig. 3.3a, due to the flying capacitors adjacent to the switch-pair having fractional voltages of the input voltage.

Because FCML ZVS functions similarly to ZVS in the two-level buck converter [30, 34], this deadtime minimum is given by the same (3.4). However, the initial voltage across the



(a) FCML converter waveforms for ZVS conditions.

(b) Arbitrary FCML switch pair with parasitic capacitances.

Figure 3.3: Inductor current must have enough ripple to reach a peak negative value, I_{ZVS} which can discharge the parasitic capacitance $C_{S_{iA}}$ of an arbitrary switch pair and allow for ZVS.

inductor, $V_{L_{ZVS}}$, varies with the switching pattern, so for the high-side and low-side switches, the initial inductor voltage is different, given by (3.6). The inductor voltage also changes as the duty cycle changes and the multi-level characteristics become evident. The initial inductor voltage equation for FCML converters is equivalent to that of the conventional buck converter (3.5) when N = 2.

$$V_{L_{ZVS}} = \begin{cases} \frac{V_{in}}{(N-1)} \cdot floor(D(N-1)) - D \cdot V_{in}, & \text{for } S_{i_A} \\ \frac{V_{in}}{(N-1)} \cdot ceil(D(N-1)) - D \cdot V_{in}, & \text{for } S_{i_B} \end{cases}$$
(3.6)

3.3 ZVS Challenges for FCML Converters

Previous works, [23] and [28], have shown that a sufficiently large inductor current ripple is required to provide a negative current, i_L , during a specified deadtime which discharges the transistor parasitic capacitance and allows ZVS operation. However, due to the multilevel operation of the FCML, certain duty cycles inherently exhibit low or no current ripple, inhibiting the ability to achieve ZVS without going to extremely low switching frequencies.

Revisiting (2.4), it is apparent that D_{eff} is zero for certain values of D (when $D \cdot (N-1)$ is an integer value) and therefore, the inductor current ripple approaches zero as well, (2.5). Fig. 3.4 shows the inductor current ripple at a fixed switching frequency, f_{sw} , for a 4- and 5-level FCML normalized to the conventional two-level buck converter, with current ripple



Figure 3.4: Higher-level FCML converters inherently exhibit lower inductor current than two-level buck converters, but introduce inductor ripple valleys at certain duty cycles.

valleys at duty cycles of 0.33 and 0.66 for the 4-level FCML, and 0.25, 0.5, and 0.75 for the 5-level FCML. Compared to the two-level buck converter, one advantage of the FCML is evident by the reduced magnitude of inductor current ripple. For the same inductor, a reduced inductor current ripple reduces the core losses and AC conduction losses of the inductor. However, this reduction in inductor current ripple poses a challenge for maintaining ZVS conditions, which as discussed above requires a sufficiently large current ripple.

Previous works [9], [10] have shown that by varying the switching frequency along the duty cycle range, the inductor current ripple can be changed to keep ZVS operation. However, the switching frequency can only be decreased to limits imposed by the flying capacitor voltage ripple, inductor saturation, or practical limitations [10]. These switching frequency limitations are summarized in Section 4.3 along with an evaluation of how the resonant frequency should be factored in to the ZVS frequency limitation. Moreover, the valleys of the inductor current ripple plot in Fig. 3.4, cannot be avoided by decreasing the switching frequency and consequently, ZVS cannot be maintained at these operating points by using only QSW ZVS and variable frequency control (VFC).

Chapter 4

Dynamic Level Selection

As demonstrated in Chapter 3, zero-voltage switching conditions cannot be maintained across the full duty cycle range due to the current ripple minimums at specific duty cycles. If we compare the inductor current ripple across the full duty cycle range, Fig. 3.4, for FCMLs with an adjacent number of levels (e.g. 4-Level and 5-Level FMCL), we can see that for duty cycles where one configuration has a current ripple minimum, the other configuration does not. In this work, we propose to take advantage of this fact and use dynamic level selection [11] to maintain a minimally sufficient inductor current ripple required for ZVS operation. Dynamically re-configuring a 5-level FCML to operate as a 4-level FCML can avoid the current ripple minimums of each configuration and maintain ZVS conditions [12].

4.1 Dynamic Level Selection

Being able to re-configure the FCML converter through control techniques alone, can enable customization based on specific operating conditions, such as maintaining inductor current ripple as the duty cycle changes. The inductor current ripple is important for maintaining ZVS conditions to reduce switching losses, and its relationship with the duty cycle differs between different FCML level counts. Fig. 4.1 illustrates the proposed method for selecting the number of levels to operate across all duty cycles. By rearranging (2.5), we can solve for and plot the switching frequency required to achieve ZVS for 4- and 5-level operation with constant output current and constant inductor current ripple across the full range of duty cycles. Also plotted is a minimum switching frequency, $f_{lim,4/5}$, for which the converter is not designed to operate below [10] for 4- and 5-level operation, respectively. This plot is for a constant peak negative inductor current which can be controlled [35] to maintain ZVS. Furthermore, in this work, a constant negative inductor current peak, I_{ZVS} , is chosen along with a constant deadtime, by (3.1 - 3.4). With constant output current, designing for a constant peak to a constant peak inductor current ripple in (2.5).

At each duty cycle, we prioritize 5-level operation because the switch voltage stress and therefore, the switching loss per device, is reduced in the case of a higher number of levels.



Figure 4.1: The proposed method implements dynamic level changing to avoid operation at the inductor current ripple valleys and to maintain ZVS across the entire duty cycle range.

Moreover, as shown in [36], lower device operating voltage also reduces dynamic $R_{ds,on}$ effects in GaN transistors, another important design consideration. The voltage swing of the inductor is also reduced for the case of a higher number of levels, consequently reducing inductor core losses. If the 5-level switching frequency must be below $f_{lim,5}$ to maintain ZVS, the converter transitions to 4-level operation at a new switching frequency to maintain ZVS. However, there are some duty cycles for which both the 4- and 5-level converter have ZVS frequencies below their respective f_{lim} values; in these cases, we operate as a 5-level converter due to efficiency benefits of a higher level count as described above.

4.2 Level Evaluation

An analysis of the steady-state capacitor voltages for different number of FCML levels is used as reasoning for choosing a 5/4 level converter over a different number of levels. The steady-state capacitor voltages for 5-level operation, as well as for 4-level operation with different switches operated as a pair are shown in Table 4.1. Additionally, the amount of capacitor voltage change required to transition from 5-level to 4-level operation is also shown. This analysis was performed for 5/4, 6/5, and 7/6 level converters. A generalized analysis for any two adjacent number of levels can be expanded from the form of Table 4.1, which shows a 5/4 analysis and of Table 4.2, which shows a 6/5 analysis. Transitioning from a higher odd number of levels down to an even number of levels reduces the capacitor voltage change required. For the 5/4 converter and the 7/6 converter, the minimum voltage change required



Figure 4.2: The 5-level FCML operated as a 4-level with C_2 voltage maintained at the 5-level value while C_1 and C_3 re-balance to 4-level operation.

is $\frac{1}{12}V_{in}$ and $\frac{1}{15}V_{in}$, respectively compared to the 6/5 level converter which requires $\frac{1}{10}V_{in}$. For the 7/6 level converter, two flying capacitors would need to change by $\frac{1}{30}V_{in}$ and two by $\frac{1}{15}V_{in}$, with one remaining unchanged. However, for the 5/4 level converter, the capacitors which need re-balancing all require the same change in voltage, therefore simplifying the active balancing technique used to re-balance the flying capacitors.

Furthermore, this evaluation of the steady-state flying capacitor voltages is used to select which switch-pair to operate in phase when in the 4-level mode [11]. Configurable-level operation requires switches to be controlled similarly in phase so that the effective number of switches coincides with the desired level operation. For the 5/4 FCML, when the two middle switch pairs, S_3 and S_2 of Fig. 4.2, are operated as one switch pair, configuration 4b in Table 4.1, the blocking voltage of the transistors is more evenly distributed, therefore distributing the voltage stress on each of the transistors. Considering the amount of capacitor voltage change required to re-balance on a new number of levels, the configuration with the middle pairs acting as one yields the smallest ΔV , $\frac{1}{12}V_{in}$.

In 4-level operation, the two middle pairs of switches (labeled S_2 and S_3 in Fig. 4.2) are controlled in phase as shown by control signals q_{2A} and q_{3A} in Fig. 4.3a. This switch pair is chosen so that the amount the flying capacitor voltages need to adjust by is minimized. The remaining switch pairs are operated as a 4-level FCML with a phase shift of 120°, shown in Fig. 4.3a. Consequently, the voltage on the middle flying capacitor (labeled C_2 in Fig. 4.2) remains constant at $V_{in}/2$ from the 5-level operation, while the remaining flying capacitors, C_1 and C_3 are re-balanced (actively or passively) to $V_{in}/3$ and $2 \cdot V_{in}/3$, respectively, in accordance with 4-level FCML operation, as shown in Table 4.1.

Similarly, when the converter needs to transition from 4-level to 5-level operation, the capacitors are re-balanced to 5-level voltages either by active balancing techniques or passive natural balancing of the converter. The middle switch-pairs are no longer controlled by similar PWM signals and the control scheme returns to that of the 5-level FCML, shown in Fig. 4.3b. When sizing the switches and capacitors, the voltage ratings of the 4-level operation should be used since they are of greater magnitude, as shown in Table 4.1.

	C_1			$+ \frac{1}{12} V_{in}$	
ΔV_C	C_2	0	$+rac{1}{6}V_{in}$	0	$-rac{1}{6}V_{in}$
	C_3	0	0	$-rac{1}{12}V_{in}$	$-rac{1}{12}V_{in}$
V_{C1}		$\frac{1}{4}V_{in}$	$\frac{1}{3}V_{in}$	$\frac{1}{3}V_{in}$	$\frac{1}{4}V_{in}$
${}^3 V_{C2} V$		$\frac{1}{2}V_{in}$	$\frac{2}{3}V_{in}$	$\frac{1}{2}V_{in}$	$\frac{1}{3}V_{in}$
$S_1 \mid V_{C3}$		$\frac{3}{4}V_{in}$	$\frac{3}{4}V_{in}$	$\frac{2}{3}V_{in}$	$\frac{2}{3}V_{in}$
S_1		$\frac{1}{4}V_{in}$	$\frac{1}{3}V_{in}$	$\frac{1}{3}V_{in}$	$\frac{1}{4}V_{in}$
S_2^2		$\frac{1}{4}V_{in}$	$\frac{1}{3}V_{in}$	$\frac{1}{6}V_{in}$	$\frac{1}{12}V_{in}$
S_3		$\frac{1}{4}V_{in}$	$\frac{1}{12}V_{in}$	$\frac{1}{6}V_{in}$	$\frac{1}{3}V_{in}$
S_4		$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{3}V_{in}$	$\frac{1}{3}V_{in}$
			S_4, S_3	S_3, S_2	S_2, S_1
Level Pair		5	4a	4b	4c

Table 4.1: 4/5 Level Switch Pair Configurations and Flying Capacitor Impact	ц.	
Table 4.1: 4/5 Level Switch	Impac	
Table 4.1: 4/5 Level Switch	oacitor	
Table 4.1: 4/5 Level Switch	Cal	
Table 4.1: 4/5 Level Switch	lving	,)
Table 4.1: 4/5 Level Switch	Ē	
Table 4.1: 4/5 Level Switch	and	
Table 4.1: 4/5 Level Switch	ations	
Table 4.1: 4/5 Level Switch	nfigui	C
Table 4.1: 4/5 Level Switch	Q	
Table 4.1: 4/5 Level Switch	\circ	
Table 4.1: 4/5 Level Switch	bair	
Table $4.1: 4/5$ Level S		
Table 4.1: $4/5$ Level S	vitch	
Table $4.1: 4_{0}$	ŝ	
Table $4.1: 4$	_	
Table $4.1: 4$	Leve	
Table $4.1: 4$	5	
Table $4.1:4$	~	_
Lable	4	
Lable	4.1:	
-	Table	

Table 4.2: 5/6 Level Switch Pair Configurations and Flying Capacitor Impact

		I				
	C_1	0	$+ \frac{1}{20} V_{in}$	$+\frac{1}{20}V_{in}$	$+ \frac{1}{20} V_{in}$	0
	C_2	0	$+\frac{1}{10}V_{in}$	$+\frac{1}{10}V_{in}$	0	$-\frac{3}{20}V_{in}$
ΔV_C					$-rac{1}{10}V_{in}$	
	C_4	0	0	$-rac{1}{20}V_{in}$	$-rac{1}{20}V_{in}$	$- \tfrac{1}{20} V_{in}$
V_{C1}		$\frac{1}{5}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{5}V_{in}$
V_{C2}		$\frac{2}{5}V_{in}$	$\frac{1}{2}V_{in}$	$\frac{1}{2}V_{in}$	$\frac{5}{5}V_{in}$	$\frac{1}{4}V_{in}$
V_{C3}		$\frac{3}{5}V_{in}$	$\frac{3}{4}V_{in}$	$\frac{3}{5}V_{in}$	$\frac{1}{2}V_{in}$	$\frac{1}{2}V_{in}$
V_{C4}		$rac{4}{5}V_{in}$	$\frac{4}{5}V_{in}$	$\frac{3}{4}V_{in}$	$\frac{3}{4}V_{in}$	$rac{3}{4}V_{in}$
S_1		$rac{1}{5}V_{in}$	$rac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{5}V_{in}$
S_2		$\frac{1}{5}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{3}{20}V_{in}$	$\frac{1}{20}V_{in}$
S_3		$\frac{1}{5}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{10}V_{in}$	$\frac{1}{10}V_{in}$	$\frac{1}{4}V_{in}$
S_4		$rac{1}{5}V_{im}$	$rac{1}{20}V_{in}$	$\frac{3}{20}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$
S_5		$\frac{1}{5}V_{in}$	$\frac{1}{5}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$	$\frac{1}{4}V_{in}$
Pair			S_5, S_4	S_4, S_3	S_3, S_2	S_2, S_1
Level		9	5a	5b	5c	5d



Figure 4.3: Simulated converter waveforms for the proposed method.

4.3 Frequency Limitations

As mentioned in Section 3.3, there are limitations placed on the converter switching frequency, which prevent QSW zero-voltage switching conditions for all duty cycles in an FCML converter. These limits, summarized in Table 4.3 for 5-level operation, are due to converter components [10], such as inductor current saturation, flying capacitor voltage ripple, and due to converter operation (e.g. resonance) [26]. In [10], the component frequency limitations are derived for 4-level operation. Moreover, the resonant frequency of the converter must also be accounted for when determining the lower limit on switching frequency. As shown in Fig. 4.4, when operating near resonant frequency, the inductor current is no longer linear which causes the negative peaks of the inductor current to vary throughout the switching

Table 4.3 :	Frequency	Limits
---------------	-----------	--------

	$0 < D < \frac{1}{4}$	$\frac{1}{4} < D < \frac{3}{4}$	$\frac{3}{4} < D < 1$
f_{swCfly}	$\frac{I_L \cdot D_{eff}}{2 \cdot C_{fly} \cdot \% V_r \cdot V_{in,pk}}$	$\frac{I_L}{2 \cdot C_{fly} \cdot \% V_r \cdot V_{in,pk}}$	$\frac{I_L \cdot (1 - D_{eff})}{2 \cdot C_{fly} \cdot \% V_r \cdot V_{in,pk}}$
f_{swIsat}	$\frac{V_{in,pk} \cdot (D_{eff} \cdot (1 - D_{eff}))}{2 \cdot L \cdot (N - 1)^2 \cdot (I_{sat} - I_L)}$	$\frac{V_{in,pk} \cdot (D_{eff} \cdot (1 - D_{eff}))}{2 \cdot L \cdot (N - 1)^2 \cdot (I_{sat} - I_L)}$	$\frac{V_{in,pk} \cdot (D_{eff} \cdot (1 - D_{eff}))}{2 \cdot L \cdot (N - 1)^2 \cdot (I_{sat} - I_L)}$
f_{swRes}	$\frac{1}{2\pi\sqrt{L\cdot C_{eff}}}$	$\frac{1}{2\pi\sqrt{L\cdot C_{eff}}}$	$\frac{1}{2\pi\sqrt{L\cdot C_{eff}}}$
f_{swZVS}	$\frac{V_{in,pk} \cdot (D_{eff} \cdot (1 - D_{eff}))}{2 \cdot L \cdot (N - 1) \cdot (I_L - I_{ZVS})}$	$\frac{V_{in,pk} \cdot (D_{eff} \cdot (1 - D_{eff}))}{2 \cdot L \cdot (N - 1) \cdot (I_L - I_{ZVS})}$	$\frac{V_{in,pk} \cdot (D_{eff} \cdot (1 - D_{eff}))}{2 \cdot L \cdot (N - 1) \cdot (I_L - I_{ZVS})}$

period. Because of this variation, the converter is unable to maintain ZVS in quasi-resonant operation without additional implementation complexity such as valley current detection and setting specific deadtimes for each current valley. As detailed in [26], there are two resonant frequencies for the FCML converter based on the switching configuration when current flows through either one or two flying capacitors. The resonant frequency, f_{swRes} , is given by the equation in Table 4.3, where C_{eff} is given by either one or two series-connected flying capacitors, depending on the switch configuration. To avoid quasi-resonant operation and maintain linear inductor current, a switching frequency limit is chosen to be sufficiently larger than the resonant frequency of the two flying capacitors in series (about 1.5 to 2.5 times higher).



Figure 4.4: When operating near resonant frequency, the inductor current is not linear, and therefore, only quasi-ZVS may be possible.

Chapter 5

Flying Capacitor Active Balancing

Level transitioning, as proposed in Chapter 4, requires flying capacitor re-balancing because the steady-state voltages on flying capacitors, C_1 and C_3 of Fig. 4.2, are at different values based on the number of levels, as shown in Table 4.1. The FCML topology has natural balancing qualities [37–41], which re-align the capacitor voltages with steady-state operation after some time without implementing a new control strategy. However, an extended number of switching cycles spent in an unbalanced condition, leads to more uneven voltage stress on the transistors. To reduce the amount of re-balancing time necessary, active balancing control techniques can be used.

5.1 Constant Effective Duty Cycle Active Balancing

Previous work [11] on level transitioning in FCML converters has used repeated switch states within each cycle to actively increase/decrease the charge on the capacitors. However, here we utilize a technique of duty cycle adjustment [8, 35, 42] to increase or decrease the charge/discharge time of the flying capacitors that require re-balancing. By using duty cycle adjustment instead of repeated states, PS-PWM is maintained with each switch only turning on and off once within a switching cycle. With only one on/off transition in a cycle, the turn-on switching losses, which should be minimized, are limited to occur only once in a switching cycle for each switch. Furthermore, this control technique can be more easily implemented with a micro-controller instead of needing a Field-Programmable Gate Array (FPGA). This control technique, Constant Effective Duty Cycle (CEDC), is done such that the effective duty cycle seen by the inductor, D_{eff} in Fig. 2.3 is kept constant from before, during, and after active balancing by changing the relative phase difference of the control signals as the duty cycles of each signal are adjusted.

In this work, active balancing for a level transition is done while in 4-level operation because FCML converters have more balanced performance on even-numbered levels [41]. When transitioning from 5-level operation to 4-level operation, the active balancing is working in unison with the relatively strong natural tendency of the even-level converter to re-balance the flying capacitor voltages. To begin a transition from 5- to 4-levels, the duty cycles of each control signal $(q_{1A}-q_{4A} \text{ and their complements } q_{1B}-q_{4B})$, as well as the relative phase delay are updated to 4-level PS-PWM values. Gate signals for the two middle switch pairs $q_{2A/B}$ and $q_{3A/B}$ are controlled in phase to emulate 4-level operation. If active balancing is to be used, the duty cycles and relative phase difference of each control signal are adjusted using the CEDC method (altered to have the middle switch pairs with the same phase delay and same duty cycle). For the purpose of maintaining ZVS across the full duty cycle range, the switching frequency needed for ZVS (from Fig. 4.1) is updated as well from the 5-level to 4-level switching frequency so that before and after the transition, the current ripple is maintained and ZVS can occur. During the transition, ZVS conditions are not maintained due to the re-balancing needs.

Here, when transitioning from 4- to 5-level operation, the flying capacitors are re-balanced to 5-level voltages using a 4-level PS-PWM control scheme before the control signals are changed to the 5-level configuration. This choice of active re-balancing is applied for simple implementation in the microcontroller, as well as for more clear juxtaposition with the 5to 4-level transition re-balancing. However, by actively adjusting the flying capacitors to 5level steady-state voltages while still in the 4-level configuration, the active balancing control may be fighting against the natural tendency of the flying capacitors to balance at 4-level voltages.

Table 5.1 shows the charge/discharge behavior of the flying capacitors for sub-periods in the lowest duty cycle range of 4-level operation (0 - 33%). This analysis can be similarly extended for the larger duty cycle ranges [35]. For the transition from 5- to 4-level operation, Fig. 5.1, the voltage on capacitor C_1 needs to increase and the voltage on capacitor C_3 needs to decrease, while capacitor C_2 is maintained. To achieve this voltage differential, the subperiod where C_1 charges (indicated by a '+' in Table 5.1), d2, when the middle switch pairs (S_2/S_3) are on (indicated by '1'), should be increased, while the sub-period where C_1 discharges (indicated by a '-'), d1, when switch S_1 is on, should be decreased. Similarly, to decrease the voltage on C_3 , sub-periods d2 and d4 should be increased and decreased, respectively.

In contrast, active re-balancing for the transition from 4- to 5-level operation is accomplished by decreasing d2 while increasing d1 and d4. The sub-periods d1 and d4 are adjusted equivalently and are changed with respect to d2 so that the effective duty cycle at the switch node remains equivalent to that of normal 4-level operation [35].

Equation (5.1) shows the relationship between the switching sub-periods in 4-level oper-

Sub-period	S_{4A}	S_{3A}/S_{2A}	S_{1A}	V_{C3}	V_{C2}	V_{C1}
d1	0	0	1			_
d2	0	1	0	_		+
d4	1	0	0	+		

Table 5.1: Flying Capacitor Charge and Discharge Sub-periods

ation and (5.2) shows the relative phase calculation in 4-level operation for duty cycles less than 33%. CEDC expanded for other duty cycle ranges is included in [35]. Applying this duty cycle adjustment technique across multiple switching cycles can re-balance the voltages to the new steady-state operation values as shown in Fig. 5.1. The amount to adjust the sub-periods by is chosen along with the number of active re-balancing cycles to achieve the shortest settling time to balanced flying capacitor voltages.

$$D_{eff} = d2 + d1 + d4 = d2 + 2 \cdot d1 \tag{5.1}$$

$$\Phi_{S_i} = (i-1) \cdot \frac{360^{\circ}}{(N-1)}; i = 1, 2, ..., (N-1)$$
(5.2)



Figure 5.1: Active balancing through duty cycle adjustment for γ number of cycles is implemented at transitions between different numbers of levels.

5.2 Active Balancing Parameter Calculation

The two parameters governing the speed at which the converter balances using constant effective duty cycle (CEDC) active balancing [35] are the duty cycle adjustment, α , and the number of cycles of active balancing, γ . Equations (5.3) - (5.5) show the relationship between the duty cycle adjustment parameter, α , and the duty cycles and phase delays of each control signal, while maintaining the constant effective duty cycle (5.1). These equations are given

in terms of the sub-periods, T_1, T_2, T_4 shown in Fig. 5.2. A mathematical approach is used to find the shortest settling time of the flying capacitor voltages by determining the best combination of α and γ .



Figure 5.2: Sub-periods for the lowest duty-cycle range of a 5/4-level FCML for calculating active balancing capacitor voltages.

$$T_0 = \frac{1}{(N-1)}$$
(5.3a)

$$T_2 = \alpha \cdot T_0, \tag{5.3b}$$

$$T_1 = \frac{1 - T_2}{2},\tag{5.3c}$$

$$T_4 = T_1 \tag{5.3d}$$

$$d2 = T_2 \cdot D_{eff} = \alpha \cdot D, \tag{5.4a}$$

$$d1 = T_1 \cdot D_{eff} = \frac{D_{eff} - d2}{2},$$
 (5.4b)

$$d4 = d1 \tag{5.4c}$$

$$\Phi_{S_1} = 0, \tag{5.5a}$$

$$\Phi_{S_2} = T_2 = \alpha \cdot \frac{360^{\circ}}{(N-1)},\tag{5.5b}$$

$$\Phi_{S_3} = T_2 = \Phi_{S_2},\tag{5.5c}$$

$$\Phi_{S_4} = T_2 + T_1 = 180^{\circ} \left(1 - \frac{\alpha}{(N-1)}\right)$$
(5.5d)

(5.5e)

Fig. 5.3 describes the steps for determining the combination of duty cycle adjustment (α) and number of active balancing cycles (γ) that corresponds to the shortest settling time during level transitioning. Converter parameters are defined, such as input voltage, V_{in} , average output current, I_{out} , inductance, L, flying capacitance, $C_{fly,k}$, output capacitance, C_{out} , and the levels for transitioning, starting level, N_0 , ending level, N_1 . The valley current, I_{ZVS} , is defined for calculating the ZVS frequencies. Furthermore, the design space is set up to limit the duty cycle adjustment parameter, α , and the number of active balancing cycles, γ . The parameter, α is constrained by not allowing any of the sub-periods, T_1, T_2, T_4 to be greater than 1 (where 1 corresponds to a full switching period). This limitation is also equivalent to maintaining sub-period duty cycles, d1, d2, d4, below D_{eff} . Equations (5.6a-d) show the calculation of this limit for the lowest duty cycle range. The limit on the number of cycles, γ is decided by the designer.

$$d2 \le D_{eff},\tag{5.6a}$$

$$d2 = \alpha D, \tag{5.6b}$$

$$D_{eff} = (N-1)D, (5.6c)$$

$$\alpha \le (N-1) \tag{5.6d}$$



Figure 5.3: Flowchart for determining the α and γ combination for the fastest active rebalancing during dynamic level transitioning.
With all of the parameters specified, the switching frequency limitation for the converter is calculated based on operating conditions (V_{in}, I_{out}) and component parameters (L, C_{fly}) . A switching frequency limitation is chosen for both 4- and 5-level operation by choosing the maximum switching frequency of the calculated switching frequencies $(f_{swCfly}, f_{swIsat}, and$ f_{swRes} in Table 4.3) across all duty cycles. If the converter operates above the maximum of these limits, none of the limits will be violated at any duty cycle. Then, based on these switching frequency limits, the duty cycle, D_{tran} , when the ZVS frequency crosses the limit, $f_{lim,N}$, is calculated. At this duty cycle the converter will dynamically transition levels to maintain ZVS. Because 5-level operation is prioritized, if the ZVS switching frequency falls below the 5-level limit, the converter transitions from 5- to 4-level only until the 5-level ZVS frequency is above the 5-level limit, at which point the converter transitions back to 5-level operation. If both the 4- and 5-level ZVS frequencies violate their respective limits, 5-level operation is used as discussed in Section 4.1.

$$I_{max} = I_{zvs} + \Delta i_{pp,max} \tag{5.7}$$

$$\Delta V_{out} = \frac{1}{N} \frac{\Delta i_{pp,max}}{8 f_{sw} C_{out}}$$
(5.8)

The maximum inductor current allowed, I_{max} , is calculated (5.7) based on the output capacitance allowable ripple (5.8) [26] and the negative inductor current peak, I_{zvs} . The N_0 voltages and currents are calculated for the starting point of the level transitioning and active re-balancing. Then the converter voltages and currents are calculated for the region of active balancing based on a value-pair: the duty cycle adjustment α and the number of active balancing cycles, γ . Fig. 5.2 shows an example active balancing switching cycle with sub-periods used in calculating the voltages and currents. For an N-level converter, there are $2 \cdot (N-1)$ sub-periods within a switching cycle. For each sub-period, the following are calculated:

- 1. Inductor voltage, $V_L(t)$, from $V_{sw}(t-1)$ and $V_{out}(t-1)$
- 2. Change in inductor current, $\Delta i_L(t)$, from (5.9), where d_x is the ratio of the sub-period to the full switching period

$$\Delta i_L(t) = \frac{V_L \cdot d_x \cdot T}{L} \tag{5.9}$$

3. Updated inductor current:

$$i_L(t) = i_L(t-1) + \Delta i_L(t)$$
(5.10)

- 4. Capacitor de-rating for $C_{fly,k}(t)$ and $C_{out}(t)$, based on $V_{C,k}(t-1)$ and $V_{Cout}(t-1)$
- 5. Capacitor current, $\pm \Delta i_L(t)$, depending on the sub-period

6. Change in flying capacitor voltage, (5.11), where dt is the length of time of the subperiod (area under the capacitor current curve)

$$\Delta V_{C,k}(t) = \frac{1}{C_{fly,k}} \int i_{C,k} dt$$
(5.11)

7. Change in output capacitor voltage, (5.12), where dt is the length of time of the subperiod (area under the capacitor current curve)

$$\Delta V_{Cout}(t) = \frac{1}{C_{out}} \int (i_L - I_{out}) dt$$
(5.12)

8. Updated capacitor voltages:

$$V_{C,k}(t) = V_{C,k}(t-1) + \Delta V_{C,k}(t)$$
(5.13)

$$V_{Cout}(t) = V_{Cout}(t-1) + \Delta V_{Cout}(t)$$
(5.14)

Once a full switching cycle has been calculated, the differences between the calculated voltages on the flying capacitors and the goal voltages (of N_1 level) are calculated. This process is then repeated for the number of cycles determined by γ . The peak current during active balancing is checked against the maximum allowed current based on the output capacitor voltage ripple. If the peak current that occurs during active balancing violates the maximum current limit, then the $\alpha - \gamma$ pair is deemed invalid and no further calculations are done with this pair.

Next, for all valid combinations, the Euclidean norm for the flying capacitor voltage differences is calculated based on (5.15). It is assumed that the α - γ value-pair with the minimum deviation, or minimum Euclidean norm, is the combination that will correspond to the shortest settling time since the flying capacitor voltages are the closest to the goal at the end of the active balancing stage. However, this does not take into account the length of any residual settling time for natural balancing needed if the capacitor voltages are not exactly at the goal voltages after active balancing. It is possible that the number of cycles needed for the smallest deviation after active balancing plus additional settling time corresponds to a longer physical time than a different $\alpha - \gamma$ pair (with a larger voltage deviation from the goal) with fewer active balancing cycles, but more natural balancing time. While the analysis is set up to calculate for natural balancing, as discussed later in Section 6.4, the current implementation of the active balancing calculations is not very accurate for natural balancing settling time because parasitic resistances and switch resistances are neglected.

$$||V_c||_2 = \sqrt{\Delta V_{c1}^2 + \Delta V_{c3}^2} \tag{5.15}$$

This process, calculated in Matlab (see Appendix A), was repeated for several average output current values (at an input voltage of 50 V and 75 V with a 5.6 μ H inductor) and

a curve-fit was done for the parameter values of α and γ , shown in Figs. 5.4a and 5.4b for 50 V and in Figs. 5.4c and 5.4d for 75 V. The number of active balancing cycles, γ , exhibits a staircase form. For each gamma value, the corresponding α values exhibit a linear relationship with the average output current, up to a point. After a certain output current value, the γ drops drastically, and the α parameter becomes quadratic. This relationship is because the active balancing mechanism is severely limited by the constraint on the output voltage ripple. In this range of output current, the shortest settling time is achieved by allowing the maximum output voltage disturbance, and therefore the largest inductor current ripple (which corresponds to a large α value), but only for a short number of cycles. For the average output current values that are not severely limited, a lower duty cycle increase is needed as the current increases because there is more current and therefore more charge that can be controlled to charge/discharge the capacitors in a smaller sub-period. Similarly, for increasing current, a shorter number of cycles can be used due to the increased available charge for re-balancing. However, even though the parameters α and γ are decreasing with increased average output current, the output voltage ripple is increasing due to the excess charge. Once the output voltage ripple limit is reached, the relationship among the active balancing parameters changes as discussed above.

As the voltage is increased, the point at which active balancing is limited by the output voltage ripple is extended because the absolute magnitude of voltage deviation is larger with a larger input voltage (and consequently larger output voltage for the same initial duty cycle). The slope of the linear region of α values is less steep as voltage increases because these values correspond to higher γ values. For a larger input voltage, higher γ values are needed because the flying capacitors need to re-adjust by a larger magnitude as a proportion of the input voltage. Using these two plots, the value-pair that will give the shortest settling time can be determined for any output current for a specified input voltage value.



(a) The magnitude of duty cycle adjustment that corresponds to the fastest active re-balancing in combination with the gamma value in Fig. 5.4b for several output current values at an input voltage 50 V.



(c) The magnitude of duty cycle adjustment that corresponds to the fastest active re-balancing in combination with the gamma value in Fig. 5.4b for several output current values at an input voltage 75 V.



(b) The number of active balancing cycles that correspond to the fastest active re-balancing in combination with the alpha value in Fig. 5.4a for several output current values at an input voltage 50 V.



(d) The number of active balancing cycles that correspond to the fastest active re-balancing in combination with the alpha value in Fig. 5.4c for several output current values at an input voltage 75 V.

Figure 5.4: The active balancing parameters corresponding to the shortest settling time exhibit a similar relationship with output current for different input voltages.

Chapter 6

Experimental Results

A 5-level FCML converter was built to demonstrate this control technique that maintains ZVS across the full duty cycle range. Operation as a 5-level FCML and as a 4-level FCML was tested, as well as ZVS operation at various duty cycles. Of most interest are the duty cycles highlighted in Fig. 3.4 for which ZVS is not possible on a certain level count. The dynamic transitioning between levels was tested with natural balancing and with CEDC active balancing implemented. Finally, the efficiency benefits of employing this technique of ensuring ZVS are also examined.

6.1 Experimental Prototype



Figure 6.1: Hardware Prototype.

The constructed 5-level FCML converter, Fig. 6.1 and 6.3, was built to demonstrate this control technique that maintains ZVS across the full duty cycle range. The circuit schematic and printed circuit board (PCB) layout are included in Appendix B. The prototype was built using 100 V GaN devices from GaN Systems due to their low conduction and switching losses, as well as their low output capacitance which is important for ZVS design. Because these GaN devices are bottom-side cooled, the FCML was constructed on a single-sided PCB to facilitate a heat sink across the whole bottom side. Assembling the FCML on a single side



Figure 6.2: Five-level FCML circuit schematic drawing.



Figure 6.3: Annotated photograph of the experimental prototype.

increases the commutation loop and introduces more parasitic inductance into the conduction path. To decrease the commutation loop area and absorb the excess parasitic energy, local decoupling capacitors are used for each switch pair [10]. Additionally, previous work [43] has demonstrated the merit of using a cascaded bootstrap technique to power the isolated gate drivers for each switch of the FCML. The cascaded bootstrap technique has a reduced area and better efficiency when compared to the conventional single IC isolated gate driver [43]. This prototype was designed with an unfolder stage for DC to AC capabilites, however, in this work, the unfolder stage was unused. A Texas Instruments C2000 microcontroller, TMX320F28377D, was chosen for its low-cost, number of PWM pins, and simplicity of code implementation. A control card was used to interface the microcontroller with the FCML PCB. Table 6.1 shows the full component listing of the hardware prototype.

6.2 Zero-Voltage Switching

To demonstrate the proposed method, the experimental prototype was tested in multiple operating conditions. Fig. 6.4 shows the converter operating as a 4-level FCML at an input voltage of 100 V, 10 W, a switching frequency of 350 kHz, and a duty ratio of 25%, which, as

	Table 0.1. Computing	table 0.1. Component libring of the flatuwate 1 lower pe	
Function Block	Component	Mfr. & Part Number	Parameters
FCML	GaN FETs	GaN Systems GS61008P	$100 \text{ V}, 7m\Omega$
	Capacitors (C_1, C_2, C_3)	TDK C5750X6S2W225K250KA \times 3	450 V, $2.2\mu F$
	Capacitors (C_{in})	TDK C5750X6S2W225K250KA \times 8	450 V, $2.2\mu F$
	Capacitors (C_{out})	TDK C5750X6S2W225K250KA \times 8	450 V, $2.2\mu F$
	Inductor (L)	Vishay IHLP4040DZ-01	$26 \text{ A}, 2.2 \mu \text{H}$
Cascaded Bootstrap	Cascaded Bootstrap Isolated gate drivers	Silicon Labs SI8271GB-IS	
	Bootstrap Diodes	Vishay VS-2EFH02HM3	400 V
	LDO	Texas Instruments LP2985IM5-6.1/NOPB	
Controller Board	Logic level shifters	Texas Instruments SN74LV4T125PWR	
	Microcontroller	Texas Instruments TMX320F28377D	

Table 6.1: Component Listing of the Hardware Prototype

shown in Fig. 3.4, is an operation point where the 5-level FCML has no current ripple and cannot maintain ZVS. The inductor current ripple is shown to go negative which discharges the parasitic capacitances of the high-side transistors and allows ZVS, which is evident by the minimal overshoot on the rising edge of the switch-node voltage, V_{sw} . Likewise, Fig. 6.5 shows the converter operating in ZVS as a 5-level FCML at the same voltage and loading condition, a 255 kHz switching frequency and a 33% duty ratio, which is a current ripple valley of the 4-level converter. These results show that ZVS is possible at two different duty cycles for which ZVS is not possible with a fixed number of levels.



Figure 6.4: ZVS is achieved for 4-level operation at a duty cycle for which 5-level operation cannot achieve ZVS.



Figure 6.5: ZVS is achieved for 5-level operation at a duty cycle for which 4-level operation cannot achieve ZVS.

6.3 Dynamic Level Transitioning

A dynamic transition between levels is demonstrated in Fig. 6.6. Due to microcontroller limitations in implementing level transitioning, the dynamic level transitioning was tested with a 5.6 μ H Vishay inductor (IHLP-3232DZ-5A) at an input voltage of 50 V and an average output current of 0.5 A. When implementing level transitioning and CEDC active balancing on the Texas Instruments C2000 microcontroller, there were timing challenges when updating the switching frequency, duty cycle, and phase delay at the same time. The microcontroller code used in this work is given in Appendix C. In the case demonstrated in Fig. 6.6, the converter transitions from 5-level to 4-level operation (Fig. 6.6a) and viceversa (Fig. 6.6b) with only natural balancing. The measured settling time of the capacitor voltages, V_{C1} and V_{C3} for the 5- to 4-level transition is about 2.8 ms and from 4- to 5-levels is about 0.89 ms. Here, we see that the transition to the odd-level FCML is faster than to the even-level FCML, this is contrary to our extension of [41], mentioned previously, that evenlevel FCMLs have better natural balancing. Further investigation is required to explain how the number of levels affects the flying capacitor balancing after a relatively large transient, such as that due to dynamically transitioning levels.



Figure 6.6: Level transitioning with natural balancing.



Figure 6.7: Active balancing decreases the settling time of capacitors C_1 and C_3 during a transition from 5- to 4-level operation.



Figure 6.8: Active balancing decreases the settling time of capacitors C_1 and C_3 during a transition from 4- to 5-level operation.

Fig. 6.7 shows the transition from 5- to 4-level operation with a region of active balancing by duty cycle adjustment (CEDC) to charge C_1 and discharge C_3 from 5-level steady-state voltages to 4-level voltages. The capacitor voltages balance to steady-state in 88 μ s, which is over 30 times faster than the settling time using natural balancing. Fig. 6.8 shows the transition from 4- to 5-level operation with active balancing, which takes 0.66 ms, which is about 1.3 times faster than natural balancing alone. As mentioned in Section 5.1, the settling time can possibly be reduced if active balancing is employed in 5-level configuration instead of 4-level configuration when transitioning to 5-level operation.

When performing active balancing, two parameters can be tuned for different balancing characteristics — the magnitude of duty cycle adjustment (α), and the number of active balancing cycles (γ). If rapid balancing is desired, the percent change of duty cycles is set high, with a corresponding low number of active balancing cycles. Alternatively, slower, but with less inductor current ripple induced, balancing operation can be achieved with low percent change of duty cycles, and a higher number of active balancing cycles. In the case of the 5- to 4-level transition, shown in Fig. 6.7, seven cycles of active balancing were used and the sub-periods were adjusted: d2 was 40%, or twice the width of the baseline duty cycle of 20%, and d1 and d4 where each 10%, maintaining a constant effective duty cycle at the switch node of 60%. This approach demonstrates a more aggressive duty cycle adjustment with a smaller number of active balancing cycles, which leads to a shorter settling time,



Figure 6.9: Level transitioning with less aggressive active balancing has a longer settling time, but a lower magnitude of increased inductor current ripple.

with the trade-off of a brief time period with increased current ripple. However, if a more moderate adjustment to duty cycle and more cycles of active balancing can be permitted, then the magnitude of the increased current ripple can be lower as shown in Fig. 6.9 (d2 at 25% for 25 cycles) as compared to aggressive re-balancing in Fig. 6.7. Furthermore, as shown below in Section 6.4, due to the relatively large current ripple at the beginning of the active balancing transition, there is also a transient response on the output voltage. Constraints can be placed on the allowable inductor current ripple, detailed in Section 5.2, during active balancing to limit the voltage deviation on the output capacitor. Both moderate and aggressive implementations of active balancing still reduce the settling time when compared to natural balancing.

6.4 Active Balancing Parameter Calculations

Section 5.2 details the modeling of dynamic level transitioning and the process by which the active balancing parameters, α and γ , can be determined. To validate this model, the calculated current and voltage waveforms were compared to experimental measurements. Fig. 6.10 shows an overlay of the simulated/calculated flying capacitor voltages, V_{C1} and V_{C3} , output voltage, V_{Cout} , and the inductor current, i_L , on to experimental measured waveforms.



Figure 6.10: The active balancing model calculated in Matlab closely corresponds to measured waveforms for this 5- to 4-level transition with $\alpha = 2.0$ and $\gamma = 7$.

The operating conditions and active balancing parameters shown here are the same as those in Fig. 6.7. During the region of active balancing, the calculated waveforms are very close to the measured waveforms. Again, due to the increased inductor current ripple, there is a voltage deviation on the output capacitor that can be limited by limiting the intensity of the active balancing parameter, α . During normal operation (or natural balancing), the calculations continue to oscillate and do not match closely with experimental data. This discrepancy is because damping, in the form of capacitor equivalent series resistance (ESR) or switch on-state resistance ($R_{ds,on}$) was not factored into the calculations. Implementing the damping factors would allow the simulated system to converge to the balanced steadystate and the total settling time could be calculated. The assumption is made in Section 5.2 that the active balancing parameters that yield the shortest settling time.



(a) Efficiency measurements of 4- and 5-level operation, maintaining ZVS where possible without violating converter switching frequency limitations.



(b) Corresponding power loss for 4- and 5-level operation.



6.5 Converter Efficiency

To demonstrate the efficiency benefits of the proposed control method, we tested 4- and 5-level operation over a wide range of duty cycles. The efficiency at each duty cycle was measured in 4- and 5-level operation at 100 V_{in} and 0.5 A load with constant negative inductor current peak, I_{ZVS} , with a high precision power analyzer (Keysight PA2201A).

The frequency was adjusted to achieve ZVS conditions, if possible, without violating the converter frequency limitation. When the switching frequency limit is reached, instead of further reducing the frequency, the converter is operated at that limit (without a large enough current ripple for ZVS) until a sufficient ripple can be maintained with a larger switching frequency (i.e. a frequency above the limit). In regions where both the 4- and 5-level ZVS switching frequency violates the limit, the converter operates in the 5-level mode, with a relaxed switching frequency limit. In the tested operating conditions, because the resonant frequency is the critical frequency for choosing the limit, operating slightly below this limit does not violate the f_{swCfly} or f_{swIsat} limits. However, operating below the switching frequency limit means that the converter is in a quasi-resonant mode, and as describe above, ZVS may only occur on some switching edges instead of all edges. This quasi-resonant operation is allowed until either level mode has a ZVS frequency above its corresponding limit. The switching frequency required for each 4- and 5-level operation is different, which is necessary as discussed above. Fig. 6.11 shows the efficiency of 5- and 4-level operation at each duty cycle, which aligns with the proposed level transitioning technique in Fig. 4.1.

Operation as a 4-level converter is more efficient for duty cycle ranges around 25%, 50%, and 75%, shaded yellow in Fig. 6.11b. The 4-level converter is more efficient than the 5-level converter when the 5-level converter exhibits a current ripple minimum and cannot maintain ZVS, but where the 4-level can. In this case, even though the 4-level converter is operating at a higher switching frequency than the 5-level converter, the switching losses and core losses in non-ZVS 5-level operation are greater than the core losses on the 4-level converter. Furthermore, operation as a 5-level converter is more efficient for regions surrounding 33% and 66%, shaded blue in Fig. 6.11b, which are the regions where the 4-level converter cannot achieve ZVS. In the green-shaded regions, both the 4- and 5-level converters achieve ZVS. In these regions, the 5-level is more efficient because, as shown in Fig. 4.1, in these duty cycle ranges, the switching frequency needed to maintain ZVS for the 5-level converter is lower than for 4-level operation. Due to the higher level count and lower switching frequency, the 5-level converter has lower switching losses and lower inductor core loss.



Figure 6.12: Power loss for 4- and 5-level operation with manually tuned ZVS switching frequency.

CHAPTER 6. EXPERIMENTAL RESULTS

To further improve the efficiency benefits of level transitioning to maintain ZVS, the ZVS frequency that is calculated can be adjusted based on sensing the current ripple valleys to ensure ZVS conditions, assuming a constant deadtime. A manual adjustment of the switching frequency was performed for the lowest duty cycle range, Fig. 6.12. It can be seen that the ranges for which the converter that has ZVS conditions out-performs the non-ZVS converter are wider than in Fig. 6.11b.

For both the 4- and 5-level converters, when ZVS can be maintained, the losses display a nearly sinusoidal characteristic similar to that of the proposed method and equations of [10]. Despite the 4-level converter operating at a much higher switching frequency, the switching losses can be reduced by maintaining ZVS, therefore demonstrating the benefit of dynamic level transitioning in order to maintain ZVS across duty cycles.

Chapter 7 Conclusions

This thesis presented a method for maintaining ZVS across the full range of duty cycles for an FCML converter by both controlling the switching frequency and dynamically changing the number of levels. An analysis of flying capacitor voltages and switch configurations was used to determine the number of levels and the switching scheme to achieve dynamic level transitioning. Additionally, a method of dynamic level transitioning with active capacitor voltage balancing through duty cycle adjustment was detailed. A hardware prototype was constructed using bottom-side cooled GaN Systems devices, a single-sided PCB for improved cooling methods, and a cascaded bootstrap to supply the isolated gate drivers. The prototype achieved ZVS operation under 4-level and 5-level conditions at duty cycles not possible for a fixed number of levels. Dynamic level transitioning with active re-balancing of the flying capacitors was demonstrated in hardware. A method for determining the active balancing parameters was derived including a curve-fit for simple implementation in a controller. Transitioning between numbers of levels to avoid inductor current ripple valleys and maintain ZVS conditions improves converter efficiency by reducing switching losses, which allows for more power dense designs.

7.1 Future Work

Potential improvements to the current hardware implementation include designing/choosing an optimal inductor for the testing conditions or using an air-core inductor to eliminate the additional inductor core losses incurred by increasing the inductor current ripple. Using an air-core inductor would allow the ZVS benefits to be more evident.

Additionally, future work can delve into the 4-level to 5-level transition. In this work, for both directions of level transitioning (i.e. 4 to 5 and 5 to 4), active balancing was done using CEDC in 4-level PS-PWM configuration. However, it is possible that the 4-to 5-level transition can be improved by actively re-balancing using CEDC in 5-level PS-PWM configuration. Moreover, the dynamic level transitioning can be tested at higher duty cycles and other loading conditions. To test this method at other operating conditions, it

is necessary to resolve microcontroller timing issues pertaining to the frequency and phase delay updates associated with level transitioning and CEDC active balancing. Alternatively, variable frequency control and level transitioning with active balancing can be implemented with an FPGA instead of a microcontroller.

Furthermore, dynamic level transitioning for ZVS can be implemented across a full AC line cycle with load variation and compared to the two static level cases for any efficiency improvements. Closed-loop feedback can also be implemented with ZVS detection and switching frequency adjustment based on sensing the current ripple valleys. The curve-fit active balancing parameters can also be implemented in a controller to perform active balancing for level transitioning. Dynamic level transitioning for maintaining current ripple can be compared to the case of minimizing inductor current ripple [11]. However, because the benefits of each of these methods are dependent on which type of converter losses are dominant (inductor core losses or switching losses), perhaps level transitioning for ZVS can be combined with level transitioning for ripple minimization. At low load, minimizing switching losses by level transitioning to maintain ZVS can be prioritized, whereas at higher loads, where inductor core losses and switch conduction losses dominate, level transitioning for ripple minimization can be prioritized.

Bibliography

- L. Tolbert, "Power electronics for distributed energy systems and transmission and distribution applications: Assessing the technical needs for utility applications," -, 12 2005.
- [2] Half-Cooked Research Reports, "Power electronics market research report- global forecast to 2023," -, Jan 2019.
- [3] T. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltagesource inverters," in *Power Electronics Specialists Conference*, 1992. PESC '92 Record., 23rd Annual IEEE, Jun 1992, pp. 397–403 vol.1.
- [4] J.-S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters," in Industry Applications Conference, 1995. Thirtieth IAS Annual Meeting, IAS '95., Conference Record of the 1995 IEEE, vol. 3, Oct 1995, pp. 2348–2356 vol.3.
- [5] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," Industry Applications, IEEE Transactions on, vol. 37, no. 2, pp. 611–618, Mar 2001.
- [6] S. Modeer, Y. Lei, and R. C. N. Pilawa-Podgurski, "An analytical method for evaluating the power density of multilevel converters," in 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), 2016.
- [7] Y. Lei, C. Barth, S. Qin, W. c. Liu, I. Moon, A. Stillwell, D. Chou, T. Foulkes, Z. Ye, Z. Liao, and R. C. N. Pilawa-Podgurski, "A 2 kw, single-phase, 7-level, gan inverter with an active energy buffer achieving 216 w/in3 power density and 97.6% peak efficiency," in 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2016, pp. 1512–1519.
- [8] J. S. Rentmeister and J. T. Stauth, "A 48v:2v flying capacitor multilevel converter using current-limit control for flying capacitor balance," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2017, pp. 367–372.
- [9] D. Chou, Y. Lei, and R. C. N. Pilawa-Podgurski, "A zero-voltage switching, physically flexible multilevel gan dc-dc converter," in 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Oct 2017, pp. 3433–3439.

- [10] A. Stillwell, M. E. Blackwell, and R. C. N. Pilawa-Podgurski, "Design of a 1 kv bidirectional dc-dc converter with 650 v gan transistor," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2018, pp. 1155–1162.
- [11] N. Vukadinović, A. Prodić, B. A. Miwa, C. B. Arnold, and M. W. Baker, "Ripple minimizing digital controller for flying capacitor dc-dc converters based on dynamic mode levels switching," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar 2017, pp. 1090–1096.
- [12] M. E. Blackwell, A. Stillwell, and R. C. N. Pilawa-Podgurski, "Dynamic level selection for full range zvs in flying capacitor multi-level converters," in 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), June 2018, pp. 1–8.
- [13] R. Erickson and D. Maksimovic, Fundamentals of Power Electronics. Kluwer Academics, 2000.
- [14] Z. Liao, N. C. Brooks, Z. Ye, and R. C. N. Pilawa-Podgurski, "A high power density power factor correction converter with a multilevel boost front-end and a series-stacked energy decoupling buffer," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Sep. 2018, pp. 7229–7235.
- [15] Z. Liao, Y. Lei, and R. C. N. Pilawa-Podgurski, "Analysis and design of a high power density flying-capacitor multilevel boost converter for high step-up conversion," *IEEE Transactions on Power Electronics*, vol. 34, no. 5, pp. 4087–4099, May 2019.
- [16] S. Qin, Y. Lei, Z. Ye, D. Chou, and R. C. N. Pilawa-Podgurski, "A high power density power factor correction front end based on seven-level flying capacitor multilevel converter," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, pp. 1–1, 2018.
- [17] E. Candan, A. Stillwell, N. C. Brooks, R. A. Abramson, J.Strydom, and R. C. N. Pilawa-Podgurski, "A 6-level flying capacitor multi-level converter for single phase buck-type power factor correction," in 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar 2019, pp. –.
- [18] Y. Lei, C. Barth, S. Qin, W. c. Liu, I. Moon, A. Stillwell, D. Chou, T. Foulkes, Z. Ye, Z. Liao, and R. C. N. Pilawa-Podgurski, "A 2 kw, single-phase, 7-level, gan inverter with an active energy buffer achieving 216 w/in3 power density and 97.6% peak efficiency," *IEEE Transactions on Power Electronics*, vol. 32, no. 11, pp. 8570–8581, 2017.
- [19] T. Modeer, C. B. Barth, N. Pallo, W. H. Chung, T. Foulkes, and R. C. N. Pilawa-Podgurski, "Design of a gan-based, 9-level flying capacitor multilevel inverter with low inductance layout," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2017, pp. 2582–2589.

BIBLIOGRAPHY

- [20] N. Pallo, T. Foulkes, T. Modeer, S. Coday, and R. Pilawa-Podgurski, "Power-dense multilevel inverter module using interleaved gan-based phases for electric aircraft propulsion," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2018, pp. 1656–1661.
- [21] A. Stillwell and R. C. N. Pilawa-Podgurski, "A 5-level flying capacitor multi-level converter with integrated auxiliary power supply and start-up," *IEEE Transactions on Power Electronics*, 2018, in press.
- [22] D. Chou, K. Fernandez, and R. C. N. Pilawa-Podgurski, "An interleaved 6-level gan bidirectional converter for level ii electric vehicle charging," in 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar 2019, pp. –.
- [23] C. P. Henze, H. C. Martin, and D. W. Parsley, "Zero-voltage switching in high frequency power converters using pulse width modulation," in *Proc. 1988. Third Annual IEEE Applied Power Electronics Conf and Exposition APEC '88*, 1988, pp. 33–40.
- [24] J. G. Kassakian, "A new current mode sine wave inverter," in 1980 IEEE Power Electronics Specialists Conference, June 1980, pp. 168–173.
- [25] K. Liu and F. C. Lee, "Zero-voltage switching technique in dc/dc converters," in 1986 17th Annual IEEE Power Electronics Specialists Conference, June 1986, pp. 58–70.
- [26] K. Kesarwani and J. T. Stauth, "Resonant and multi-mode operation of flying capacitor multi-level dc-dc converters," in 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL), July 2015, pp. 1–8.
- [27] V. Vorperian, "Quasi-square-wave converters: topologies and analysis," IEEE J PWRE, vol. 3, no. 2, pp. 183–191, 1988.
- [28] Y. Naeimi and A. Huang, "Design and optimization of high conversion ratio quasi square wave buck converters," in 2017 IEEE 5th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Oct. 2017, pp. 148–152.
- [29] D. Neumayr, D. Bortis, E. Hatipoglu, J. W. Kolar, and G. Deboy, "Novel efficiencyoptimal frequency modulation for high power density dc/ac converter systems," in 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia (IFEEC 2017 - ECCE Asia), Jul. 2017, pp. 834–839.
- [30] A. Avila, A. Garcia-Bediaga, A. Rodriguez, L. Mir, and A. Rujas, "Analysis of optimal operation conditions for gan-based power converters," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Sep. 2018, pp. 1932–1939.
- [31] M. Kasper, R. M. Burkart, G. Deboy, and J. W. Kolar, "Zvs of power mosfets revisited," *IEEE Transactions on Power Electronics*, vol. 31, no. 12, pp. 8063–8067, Dec 2016.

- [32] D. Maksimovic, "Design of the zero-voltage-switching quasi-square-wave resonant switch," in *Proceedings of IEEE Power Electronics Specialist Conference - PESC '93*, June 1993, pp. 323–329.
- [33] S. Bandyopadhyay and J. Morroni, "Quasi-square wave converters-modeling and performance benefits of gan over silicon," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2017, pp. 2700–2705.
- [34] C. Yeh, X. Zhao, and J. Lai, "An investigation on zero-voltage-switching condition in synchronous-conduction-mode buck converter," in 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Oct 2017, pp. 1728–1732.
- [35] A. Stillwell, E. Candan, and R. C. N. Pilawa-Podgurski, "Active voltage balancing in flying capacitor multi-level converters with valley current detection and constant effective duty cycle control," in *IEEE Transactions on Power Electronics*, 2019.
- [36] T. Foulkes, T. Modeer, and R. C. N. Pilawa-Podgurski, "Developing a standardized method for measuring and quantifying dynamic on-state resistance via a survey of low voltage gan hemts," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2018, pp. 2717–2724.
- [37] R. Wilkinson, T. Meynard, and H. du Toit Mouton, "Natural balance of multicell converters: The general case," *Power Electronics, IEEE Transactions on*, vol. 21, no. 6, pp. 1658–1666, Nov 2006.
- [38] X. Yuan, H. Stemmler, and I. Barbi, "Self-balancing of the clamping-capacitor-voltages in the multilevel capacitor-clamping-inverter under sub-harmonic pwm modulation," *Power Electronics, IEEE Transactions on*, vol. 16, no. 2, pp. 256–263, Mar 2001.
- [39] A. Ruderman and B. Reznikov, "Five-level single-leg flying capacitor converter voltage balance dynamics analysis," in *Industrial Electronics*, 2009. IECON '09. 35th Annual Conference of IEEE, Nov 2009, pp. 486–491.
- [40] S. Thielemans, A. Ruderman, B. Reznikov, and J. Melkebeek, "Improved natural balancing with modified phase-shifted pwm for single-leg five-level flying-capacitor converters," *IEEE Transactions on Power Electronics*, vol. 27, no. 4, pp. 1658–1667, April 2012.
- [41] Z. Ye, Y. Lei, Z. Liao, and R. C. N. Pilawa-Podgurski, "Investigation of capacitor voltage balancing in practical implementations of flying capacitor multilevel converters," in 2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL), July 2017, pp. 1–7.
- [42] G. Gateau, M. Fadel, P. Maussion, R. Bensaid, and T. Meynard, "Multicell converters: active control and observation of flying-capacitor voltages," *Industrial Electronics, IEEE Transactions on*, vol. 49, no. 5, pp. 998–1008, Oct 2002.

BIBLIOGRAPHY

[43] Z. Ye, Y. Lei, W. c. Liu, P. S. Shenoy, and R. C. N. Pilawa-Podgurski, "Design and implementation of a low-cost and compact floating gate drive power circuit for ganbased flying capacitor multi-level converters," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar 2017, pp. 2925–2931.

Appendix A

Matlab Active Balancing Calculations

Included here are the Matlab files used for calculating the active balancing parameters for a 4/5-level FCML converter using dynamic level selection.

Active Balancing Optimization Routine

Contents

- Constant Parameters
- Design Space Parameters
- Initialize
- De-rated capacitor look-up table
- Loop Statements
- Plot Norm of Capacitor Voltages
- Optimization
- 1 % Active Balancing Optimization
- 2 clear
- 3 tic

4 Constant Parameters

```
5 c.Vin = 50;
6 c.L = 5.6e-6;
7 c.cap = 2.2e-6;
8 c.num_cap = 3;
9 c.num_capOut = 4;
10 c.C = c.num_cap*c.cap;
11
12 c.Iv = -0.7; % ZVS
```

```
13 c.Isat = 9; % saturation current of inductor
14
```

¹⁵ Design Space Parameters

```
16 N = [4,5]; % levels switching between
17 Iout_avg = linspace(0.5, 4, 8); % average output current
18
19 % a = abfactor = alpha
20 a = linspace(1.0,3.0,201); % factor of duty cycle adjustment on d2
21
22 % g = abcycle = gamma
23 g = 1:40; % number of cycles in Active Balancing
```

24 Initialize

```
flim = zeros(length(Iout_avg),2);
25
26 Dtran = zeros(length(Iout_avg),1);
 fsw4 = zeros(length(Iout_avg),1);
27
28 fsw5 = zeros(length(Iout_avg),1);
29 norm = zeros(length(Iout_avg),length(a),length(g));
30 norm_alt = zeros(length(Iout_avg),length(a),length(g));
31 diff_Vc1 = zeros(length(Iout_avg),length(a),length(g));
32 diff_Vc3 = zeros(length(Iout_avg),length(a),length(g));
33 curr_max = zeros(length(Iout_avg),length(a),length(g));
34 mini = zeros(length(Iout_avg),1);
  index_k = zeros(length(Iout_avg),1);
35
  index_j = zeros(length(Iout_avg),1);
36
   opt = zeros(length(Iout_avg),7);
37
```

38 De-rated capacitor look-up table

```
39 % C5750X6S2W225K250KA
40 c.V_base = linspace(00,500,50001);
41 c.C_int = [2.2e-06...]; % interpolated values from data-sheet
```

42 Loop Statements

```
c.Iout_avg = Iout_avg(i);
47
       d = dutyCalc(c,N); % call dutyCalc function
48
       flim(i,:) = d.flim;
49
       Dtran(i) = d.Dtran;
50
       fsw4(i) = d.fsw4;
51
       fsw5(i) = d.fsw5;
52
53
       for j = 1:length(a) % for each alpha value loop through
54
           c.a = a(j);
55
           for k = 1:length(g) % for each gamma value loop through
56
                c.g = g(k);
57
58
                % call main active balancing function
59
                abmain = ABmain(Dtran(i), fsw4(i), fsw5(i), N, c);
60
61
                norm(i,j,k) = abmain.norm;
62
                diff_Vc1(i,j,k) = abmain.diff_Vc1;
63
                diff_Vc3(i,j,k) = abmain.diff_Vc3;
64
                curr_max(i,j,k) = abmain.curr_max;
65
                c.Imax = abmain.c.Imax;
66
67
           end
68
69
       end
```

70 Plot Norm of Capacitor Voltages

```
% Norm graphs
71
  %
72
         figure
73 % hold on
  % scatter(diff_Vc3(i,:),diff_Vc1(i,:),'k.')
74
75 % grid on
  % xlabel('\Delta V_{c3} [V]', 'FontSize', 16, 'FontName', 'Times New Roman');
76
  % ylabel('\Delta V_{c1} [V]', 'FontSize', 16, 'FontName', 'Times New Roman');
77
   % title(['V_{in}= ' num2str(c.Vin),' V, I_{out}= '
78
       num2str(Iout_avg(i)),' A, I_{zvs}= ' num2str(c.Iv),' A
79
       '], 'FontSize', 16, 'FontName', 'Times New Roman');
80
  %
81
82 % figure
83 % hold on
84 % surf(g(1,:),a(1,:),squeeze(norm(i,:,:)))
85 % xlabel('Gamma', 'FontSize', 16, 'FontName', 'Times New Roman');
86 % ylabel('Alpha [cycles]', 'FontSize', 16, 'FontName', 'Times New Roman');
```

```
87 % zlabel('Norm','FontSize',16,'FontName','Times New Roman');
88 % title(['V_{in}= ' num2str(c.Vin),' V, I_{out}= '
89 num2str(Iout_avg(i)),' A, I_{zvs}= ' num2str(c.Iv),' A
90 '],'FontSize',16,'FontName','Times New Roman');
```

91 Optimization

```
for j = 1:length(a)
92
            for k = 1:length(g)
93
            % Should update this to check against a current maximum based on
94
            % the output voltage ripple, not saturation current.
95
96
            % check peak current is below maximum current allowed
97
              if (curr_max(i,j,k) > c.Imax)
98
                 norm_alt(i,j,k) = inf; % if above limit, set norm to inf
99
                                         % so is not a choice for optimal solution
100
              else
101
                 norm_alt(i,j,k) = norm(i,j,k);
102
              end
103
            end
104
        end
105
106
    % Find minimum of norm and set optimal parameters
107
        [mini(i), index_k(i)] = min(min(norm_alt(i,:,:)));
108
        [mini(i), index_j(i)] = (min(norm_alt(i,:,index_k(i))));
109
        opt(i,:) = [Iout_avg(i), mini(i),
110
        curr_max(i,index_j(i),index_k(i)),
111
        diff_Vc1(i,index_j(i),index_k(i)),
112
        diff_Vc3(i,index_j(i),index_k(i)), a(index_j(i)), g(index_k(i))];
113
114
   end
115
116
   % Plot alpha and gamma vs Iout
117
    %sys_plot(opt)
118
119
120
   save('')
121
  toc
122
```

Transition Duty Cycle Calculation

Contents

- Frequency limitation
- Initialize
- Loop statement to calculate transition duty cycle
- Calculate Optimum switching frequency for proposed method
- Outputs
- Plots

```
1 function duty = dutyCalc(c, N)
```

```
2 Vout_pk = c.Vin;
```

3 f_grid = 60;

```
4 Frequency limitation
```

```
flim = zeros(1,length(N));
5
6
  % allowable error between linear and slightly non-linear
7
   error_lim = linspace(0.005, 0.6, 5951) current
8
  error = zeros(1,2);
9
10
  for n = 1:length(N)
11
       f1.flim = 0;
12
       L5diff = inf;
13
       L4diff = inf;
14
       for k = 1:length(error_lim)
15
       \% Should be revisited, basic idea is that once the inductor current
16
       % deviates from a linear relationship by a certain degree, the switching
17
       % frequency is too close to the resonant switching frequency
18
           % Calculate the switching frequency for which the current deviation
19
           % is below the limit
20
           % only set up for 4 and 5 level!!
21
           f = ResFrequencyLimit(c,N(n),error_lim(k));
22
23
           % Calculate for 4 and 5 level operation
24
           % Because there are two resonant frequencies for the FCML in PSPWM
25
           % the acceptable allowable error is determined by finding
26
           \% the error limit that makes the crossover of the two resonant
27
           \% limits as close to each other as possible at the duty cycle where
28
           % circuit transitions from being predominately in operation with
29
```

```
% the first resonant frequency to operation with the second
30
31
           if (N(n) == 5)
32
                if (abs(f.f_diff) <= L5diff) %</pre>
33
                    L5diff = abs(f.f_diff);
34
                    f1.flim = f.flim;
35
                    error(1,n) = error_lim(k);
36
                else
37
                    f1.flim = f1.flim;
38
                end
39
           else
40
                if (abs(f.f_diff) <= L4diff)</pre>
41
                    L4diff = abs(f.f_diff);
42
                    f1.flim = f.flim;
43
                    error(1,n) = error_lim(k);
44
                else
45
                    f1.flim = f1.flim;
46
                end
47
           end
48
       end
49
       % Calculate frequency limits based on inductor saturation
50
       % and flying capacitor voltage ripple
51
       % outputs the maximum of the two
52
       f2 = fnFrequencyLimit(c,N(n)); % only set up for 4 and 5 level
53
54
       % find the maximum of the limits
55
       flim(n) = max([f1.flim, f2.flim]);
56
57
   end
58
   t = 0:1e-6:1/(4*f_grid);
59
   Initialize
60
61 Vout=zeros(2,length(t));
62 D=zeros(2,length(t));
63 Deff=zeros(2,length(t));
64 Iout=zeros(2,length(t));
65 Pout=zeros(2,length(t));
66 Ipk=zeros(2,length(t));
  dIpp=zeros(2,length(t));
67
  fsw=zeros(2,length(t));
68
```

69 Dtran = 0;

⁷⁰ Loop statement to calculate transition duty cycle

```
% for a range of duty cycles, calculate the ZVS switching frequency
71
   for i=1:length(t)
72
       for j=1:length(N)
73
           Vout(j,i) = Vout_pk*abs(sin(2*pi*f_grid*t(i)));
74
           %Vout(j,i)=Vout_pk;
75
           D(j,i) = Vout(j,i)/c.Vin;
76
           Deff(j,i) = (N(j)-1)*D(j,i)-floor((N(j)-1)*D(j,i));
77
           Iout(j,i) = c.Iout_avg;
78
           Pout(j,i) = Iout(j,i)*Vout(j,i);
79
           Ipk(j,i) = 2*Iout(j,i)-c.Iv;
80
           dIpp(j,i) = Ipk(j,i)-c.Iv;
81
           fsw(j,i) = ((c.Vin*(Deff(j,i)*(1-Deff(j,i))))/
82
                             (c.L*dIpp(j,i)*(N(j)-1)^2))*10^-3; %in kHz
83
       end
84
85
   end
86
```

⁸⁷ Calculate Optimum switching frequency for proposed method

```
f_opt0 = zeros(1,length(t));
88
   f_{opt0(1)} = fsw(2,1);
89
90
   for i = 1:length(t)
91
        if (fsw(1,i) >= flim(1) && fsw(2,i) > flim(2))
92
            f_opt0(i) = fsw(2,i);
93
94
        elseif (fsw(1,i) > flim(1) && fsw(2,i) < flim(2))</pre>
95
            f_opt0(i) = fsw(1,i);
96
             if (Dtran == 0 \& D(1,i) >= .125)
97
                 Dtran = D(1,i+1);
98
                 fsw4 = fsw(1,i+1);
99
                 fsw5 = fsw(2, i+1);
100
            end
101
        elseif (fsw(1,i) < flim(1) && fsw(2,i) > flim(2))
102
            f_opt0(i) = fsw(2,i);
103
        else
104
             if (i ~= 1 && (f_opt0(i-1) == fsw(2,i-1)))
105
                 f_{opt0(i)} = fsw(2,i);
106
```

```
107 elseif (i ~= 1 && (f_opt0(i-1) == fsw(1,i-1)))
108 f_opt0(i) = fsw(1,i);
109 else
110 f_opt0(i) = fsw(2,i);
111 end
112 end
113
114 end
```

```
115 Outputs
```

```
116 duty.error = error;
117 duty.flim = flim;
118 duty.fsw4 = fsw4;
119 duty.fsw5 = fsw5;
120 duty.Dtran = Dtran;
```

```
121 \mathbf{Plots}
```

```
% f_pk=max(fsw(1,1:length(t)));
122
   % figure1 = figure('Name','ZVS Switching Frequency vs. Duty Cycle',
123
                                                           'Color', [1 1 1]);
124
   % axes1 = axes('Parent',figure1,'YMinorTick','on',...
125
  %
          'YMinorGrid', 'off',...
126
          'XMinorTick','on',...
  %
127
          'XMinorGrid', 'off',...
128 %
          'FontSize',16,...
  %
129
          'FontName', 'Times New Roman');
  %
130
131 % box(axes1,'on');
132 % grid(axes1, 'on');
133 % hold(axes1, 'all');
134 %
  % f_lim=ones(1,length(t));
135
   % plot(D(1,1:length(t)),fsw(1,1:length(t)), '--',
136
                                 'color', [1 0.667 0], 'LineWidth',1.5)
137
   % plot(D(2,1:length(t)),fsw(2,1:length(t)),':',
138
                                 'color', [0.57 0 0.713], 'LineWidth', 1.5)
139
   % plot(D(2,1:length(t)),f_opt0(1:length(t)),
140
                                 'color', [0.134 0.55 0.134], 'LineWidth',2)
141
142 % plot(D(2,1:length(t)),flim(1)*f_lim, 'y')
143 % plot(D(2,1:length(t)),flim(2)*f_lim, 'b')
144 %
```

```
145 % set(gca, 'XTick', [0,0.25,0.5,0.75,1])
146 % xlabel('Duty Cycle', 'FontSize',16, 'FontName', 'Times New Roman');
147 % ylabel('Switching Frequency [kHz]', 'FontSize',16,
148 'FontName', 'Times New Roman', 'Interpreter', 'tex');
149 % grid on;
150 %
151 % set(gca, 'FontSize',16, 'FontName', 'Times New Roman')
152 % h = legend('4-Level', '5-Level', 'Proposed', 'Location', 'northeast');
153 % set(h, 'FontSize',12);
```

Resonant Frequency Limit

```
1 function f = ResFrequencyLimit(c, N, error_lim)
2 L = c.L;
3 Izvs = c.Iv;
4 Idc = c.Iout_avg;
5 Vin = c.Vin;
6 D = linspace(0.0126,1,80);
7 VDC_max_Cfly = (Vin*(N-2)/(N-1));
  VDC_mid_Cfly = (Vin*(N-3)/(N-1));
8
  %'C5750X6S2W225K250KA'
9
10
  C_{int} = c.C_{int};
11
12
  % instead of interpolate, look up value from table
13
14
       index_Vmax = (round(VDC_max_Cfly*100))+1;
15
       index_Vmid = (round(VDC_mid_Cfly*100))+1;
16
17
       Cfly = c.num_cap*C_int(index_Vmax); % read from look-up table
18
       Cfly_mid = c.num_cap*C_int(index_Vmid);
19
20
  % C_data = [2.20E+00; 2.23E+00; 2.23E+00; 2.23E+00; 2.23E+00; 2.22E+00;
21
                2.18E+00; 2.10E+00; 2.05E+00; 1.93E+00; 1.81E+00; 1.63E+00;
  %
22
 %
                1.47E+00; 1.29E+00; 1.10E+00; 9.63E-01; 7.69E-01; 6.39E-01;
23
  %
                5.48E-01; 4.31E-01; 3.89E-01; 0.347] * 1e-6;% * 2.014/2.2;
24
  % VDC = [0.00E+00; 1.00E+00; 2.00E+00; 4.00E+00; 6.30E+00; 1.00E+01;
25
  %
            1.60E+01; 2.50E+01; 3.00E+01; 4.00E+01; 5.00E+01; 6.50E+01;
26
            8.00E+01; 1.00E+02; 1.25E+02; 1.50E+02; 2.00E+02; 2.50E+02;
  %
27
            3.00E+02; 4.00E+02; 4.50E+02; 500];
  %
28
29
  % Capacitor de-rating
30
31 % Cfly = c.num_cap*interp1(VDC,C_data,VDC_max_Cfly);
32 % Cfly_mid = c.num_cap*interp1(VDC,C_data,VDC_mid_Cfly);
33 C = Cfly;
34 Ca = Cfly_mid;
  Cb = C;
35
36
   Cx = ((1/Ca)+(1/Cb))^{-1}; % effective capacitance for two
37
                             % capacitors in series
38
```

```
% Calculate resonant frequency
39
  w1 = 1/sqrt(L*C);
40
41 wx = 1/sqrt(L*Cx);
   iLO = Izvs; % initial condition for on-time
42
   ipk = 2*Idc-Izvs; % initial condition for off-time
43
   Tmax = 2*pi/(2*wx); % used to scale window of time, set window
44
                        % to be half the period of the faster current
45
46
   t = linspace(0,Tmax,1000);
47
48
  % Initialize
49
50 Deff = zeros(1,length(D));
51 iL1 = zeros(1,length(t));
52 iL2 = zeros(1,length(t));
53 iL1off = zeros(1,length(t));
54 iL2off = zeros(1,length(t));
55 ton_max = zeros(1,length(D));
56 toff_max = zeros(1,length(D));
57 fsw = zeros(1,length(D));
58 fsw_off = zeros(1,length(D));
  Dregion = zeros(1, N-1);
59
60
   % set boundaries of duty cycle regions
61
   for k = 1:N-1
62
       Dregion(k) = k/(N-1);
63
   end
64
65
  % calculate i_1cap and i_2cap for every duty cycle
66
  % resonant current based on two resonant frequencies
67
  % (one cap or two caps in series)
68
   % dependent on duty cycle region
69
   for i = 1:length(D)
70
71
       % calculate effective duty cycle
72
       Deff(i) = D(i)*(N-1) - floor(D(i)*(N-1));
73
74
       if (N == 5)
75
            if (D(i) <= Dregion(1))</pre>
76
                iL1 = iL0*cos(w1*t) + (Vin*(Dregion(1) - 
77
                                              D(i)))*sqrt(C/L)*sin(w1*t);
78
                iL2 = iL0*cos(wx*t) + (Vin*(Dregion(1) -
79
                                              D(i)))*sqrt(Cx/L)*sin(wx*t);
80
```

81

```
elseif (D(i) > Dregion(1) && D(i) <= Dregion(2))</pre>
82
                 iL1 = iL0*cos(w1*t) + (Vin*(Dregion(2) -
83
                                               D(i)))*sqrt(C/L)*sin(w1*t);
84
                 iL2 = iL0*cos(wx*t) + (Vin*(Dregion(2) -
85
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
86
87
                 % off time with different initial conditions
88
                 iL1off = ipk*cos(w1*t) + (Vin*(Dregion(1) -
89
                                               D(i))*sqrt(C/L)*sin(w1*t);
90
                 % off time with different initial conditions
91
                 iL2off = ipk*cos(wx*t) + (Vin*(Dregion(1) -
92
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
93
94
            elseif (D(i) > Dregion(2) && D(i) <= Dregion(3))
95
                 iL1 = iL0*cos(w1*t) + (Vin*(Dregion(3) -
96
                                               D(i)))*sqrt(C/L)*sin(w1*t);
97
                 iL2 = iL0*cos(wx*t) + (Vin*(Dregion(3) -
98
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
99
                 iL1off = ipk*cos(w1*t) + (Vin*(Dregion(2) -
100
                                               D(i)))*sqrt(C/L)*sin(w1*t);
101
                 iL2off = ipk*cos(wx*t) + (Vin*(Dregion(2) -
102
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
103
104
            elseif (D(i) > Dregion(3) && D(i) <= Dregion(4))</pre>
105
                 iL1 = iL2:
106
                 iL1off = ipk*cos(w1*t) + (Vin*(Dregion(3) -
107
                                               D(i)))*sqrt(C/L)*sin(w1*t);
108
                 iL2off = ipk*cos(wx*t) + (Vin*(Dregion(3) -
109
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
110
111
            end
112
113
        elseif (N == 4)
114
            if (D(i) <= Dregion(1))</pre>
115
                 iL1 = iL0*cos(w1*t) + (Vin*(Dregion(1) -
116
                                               D(i)))*sqrt(C/L)*sin(w1*t);
117
                 iL2 = iL0*cos(wx*t) + (Vin*(Dregion(1) -
118
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
119
120
            elseif (D(i) > Dregion(1) && D(i) <= Dregion(2))</pre>
121
                 iL1 = iL0*cos(w1*t) + (Vin*(Dregion(2) -
122
```

```
D(i)))*sqrt(C/L)*sin(w1*t);
123
                 iL2 = iL0*cos(wx*t) + (Vin*(Dregion(2) -
124
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
125
                 iL1off = ipk*cos(w1*t) + (Vin*(Dregion(1) -
126
                                               D(i)))*sqrt(C/L)*sin(w1*t);
127
                 iL2off = ipk*cos(wx*t) + (Vin*(Dregion(1) -
128
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
120
130
            elseif (D(i) > Dregion(2) && D(i) <= Dregion(3))</pre>
131
                 iL1 = iL2:
132
                 iLloff = ipk*cos(w1*t) + (Vin*(Dregion(2) -
133
                                               D(i)))*sqrt(C/L)*sin(w1*t);
134
                 iL2off = ipk*cos(wx*t) + (Vin*(Dregion(2) -
135
                                               D(i)))*sqrt(Cx/L)*sin(wx*t);
136
137
            end
138
        end
139
140
141
        % error_lim from Operation Points
142
       error_lim_off = error_lim;
143
144
        error = zeros(1,length(t));
145
        error_off = zeros(1,length(t));
146
147
        tmax = 0;
148
        tmax_off = 0;
149
150
        for k = 2:length(t)
151
152
        \% calculate difference in currents (1cap vs 2cap) for on-time current
153
            error(k) = (iL1(k) - iL2(k));
154
155
       \% calculate difference in currents (1cap vs 2cap) for off-time current
156
            error_off(k) = iLloff(k) - iL2off(k);
157
158
            if ((error(k) >= error_lim) && (error(k-1) < error_lim))</pre>
159
                 % after the error limit is reached set tmax to that time
160
                 tmax = t(k);
161
162
            end
            if ((error_off(k) >= error_lim_off) &&
163
                                           (error_off(k-1) < error_lim_off))</pre>
164
```

```
% after the error limit is reached set tmax to that time
165
                 tmax_off = t(k);
166
            end
167
168
        end
169
        ton_max(i) = tmax; % each duty cycle has own ton_max
170
        toff_max(i) = tmax_off; % each duty cycle has own toff_max
171
172
173
        % calculate switching frequency minimum to satisfy
        % on-time less that ton_max
174
        fsw(i) = Deff(i)/(ton_max(i)*(N-1));
175
176
        % calculate switching frequency minimum to satisfy
177
        % off-time less that toff_max
178
        fsw_off(i) = (1-Deff(i))/(toff_max(i)*(N-1));
179
180
    end
181
182
     D_off = D;
183
     for i = 1:length(fsw)
184
185
         if (isfinite(fsw(i))) % don't plot fsw infinite
186
             fsw(i) = fsw(i);
187
         else
188
             fsw(i) = 0;
189
             D(i) = 0;
190
         end
191
     end
192
     if N == 4
193
         f_diff = fsw_off(40) - fsw(40);
194
     else
195
         f_diff = fsw_off(30) - fsw(30);
196
     end
197
    % find maximum of the frequency for on-time calculations
198
     [maxf, Dmaxf] = max(fsw);
199
     %maxf/1000 % print maximum fsw_on
200
     %D(Dmaxf) %print duty cycle for maximum fsw_on
201
202
203 % figure % plot 2 currents for on and off-times
204 % plot(t,iL1)
205 % hold on
206 % plot(t,iL2)
```
```
207 % plot(t,iL1off)
208 % plot(t,iL2off)
209 % legend('iL1', 'iL2', 'iL1off', 'iL2off');
210
211 %%%%%
212 % figure
213 % scatter(D,fsw/1000)
214 % hold on
215 % scatter(D_off,fsw_off/1000)
216 % grid on
217 % grid minor
218 % xlim([0 1])
219 % legend('fsw-on', 'fsw-off');
220
221 f.f_diff = f_diff;
222 f.flim = maxf/1000;
```

Component Frequency Limit

```
function f2 = fnFrequencyLimit(c,N)
1
2
3 Vin = c.Vin;
4 Vout_rms = Vin/sqrt(2);
  Iout_dc = c.Iout_avg;
5
6
  Izvs = c.Iv;
7
8
 L = c.L;
9
10
11 f_grid = 60;
  t = 0:1e-6:1/f_{grid};
12
  for i=1:length(t)
13
           Vout(i) = (Vout_rms*(sqrt(2)))*abs(sin(2*pi*f_grid*t(i)));
14
           Iout(i) = Iout_dc;
15
   end
16
17
18
19
  Isat = c.Isat;
20
  ripple = 0.1; %percent ripple on Caps
21
22
23
  VDC_max_Cfly = max(Vin*(N-2)/(N-1));
24
  %'C5750X6S2W225K250KA'
25
  C.C = [2.20E+00; 2.23E+00; 2.23E+00; 2.23E+00; 2.23E+00; 2.22E+00; 2.18E+00;
26
           2.10E+00; 2.05E+00; 1.93E+00; 1.81E+00; 1.63E+00; 1.47E+00;
27
           1.29E+00; 1.10E+00; 9.63E-01; 7.69E-01; 6.39E-01; 5.48E-01;
28
           4.31E-01; 3.89E-01; 0.347] * 1e-6;% * 2.014/2.2;
29
   C.VDC = [0.00E+00; 1.00E+00; 2.00E+00; 4.00E+00; 6.30E+00; 1.00E+01;
30
           1.60E+01; 2.50E+01; 3.00E+01; 4.00E+01; 5.00E+01; 6.50E+01;
31
           8.00E+01; 1.00E+02; 1.25E+02; 1.50E+02; 2.00E+02; 2.50E+02;
32
           3.00E+02; 4.00E+02; 4.50E+02; 500];
33
   Cfly = c.num_cap*interp1(C.VDC,C.C,VDC_max_Cfly);
34
35
36
37
38 Dregion = zeros(1,N-1);
39 D = zeros(1,length(Vout));
 Deff = zeros(1,length(Vout));
40
```

```
41 Pout = zeros(1,length(Vout));
  Iin = zeros(1,length(Vout));
42
  IL = zeros(1,length(Vout));
43
44
  fswCfly = zeros(1,length(Vout));
45
   fswIsat = zeros(1,length(Vout));
46
   fswZVS = zeros(1,length(Vout));
47
48
   for k = 1:N-1
49
       Dregion(k) = k/(N-1);
50
   end
51
52
53
   for i = 1:length(Vout)
54
55
       D(i) = Vout(i)/Vin;
56
       Deff(i) = (N-1)*D(i)-floor((N-1)*D(i));
57
       Pout(i) = Iout(i)*Vout(i);
58
       Iin(i) = Pout(i)/Vin;
59
       IL(i) = Iout(i);
60
61
62
63
       if (N == 5)
            if (D(i) <= Dregion(1))</pre>
64
                fswCfly(i) = IL(i)*Deff(i)/(2*Cfly*ripple*Vin);
65
                fswIsat(i) = (Dregion(1)-D(i))*Vin*Deff(i)/
66
                                               (2*L*(N-1)*(Isat-IL(i)));
67
                fswZVS(i) = (Dregion(1)-D(i))*Vin*Deff(i)/
68
                                               (2*L*(N-1)*(IL(i)-Izvs));
69
70
           elseif (D(i) > Dregion(1) && D(i) <= Dregion(2))</pre>
71
                fswCfly(i) = IL(i)/(2*Cfly*ripple*Vin);
72
                fswIsat(i) = (Dregion(2)-D(i))*Vin*Deff(i)/
73
                                               (2*L*(N-1)*(Isat-IL(i)));
74
                fswZVS(i) = (Dregion(2)-D(i))*Vin*Deff(i)/
75
                                               (2*L*(N-1)*(IL(i)-Izvs));
76
77
           elseif (D(i) > Dregion(2) && D(i) <= Dregion(3))</pre>
78
                fswCfly(i) = IL(i)/(2*Cfly*ripple*Vin);
79
                fswIsat(i) = (Dregion(3)-D(i))*Vin*Deff(i)/
80
                                               (2*L*(N-1)*(Isat-IL(i)));
81
                fswZVS(i) = (Dregion(3)-D(i))*Vin*Deff(i)/
82
```

```
(2*L*(N-1)*(IL(i)-Izvs));
83
84
            elseif (D(i) > Dregion(3) && D(i) <= Dregion(4))</pre>
85
                 fswCfly(i) = IL(i)*(1-Deff(i))/(2*Cfly*ripple*Vin);
86
                 fswIsat(i) = (Dregion(4)-D(i))*Vin*Deff(i)/
87
                                               (2*L*(N-1)*(Isat-IL(i)));
88
                 fswZVS(i) = (Dregion(4)-D(i))*Vin*Deff(i)/
89
                                               (2*L*(N-1)*(IL(i)-Izvs));
90
91
            end
92
        elseif (N == 4)
93
            if (D(i) <= Dregion(1))</pre>
94
                 fswCfly(i) = IL(i)*Deff(i)/(2*Cfly*ripple*Vin);
95
                 fswIsat(i) = (Dregion(1)-D(i))*Vin*Deff(i)/
96
                                               (2*L*(N-1)*(Isat-IL(i)));
97
                 fswZVS(i) = (Dregion(1)-D(i))*Vin*Deff(i)/
98
                                               (2*L*(N-1)*(IL(i)-Izvs));
99
100
            elseif (D(i) > Dregion(1) && D(i) <= Dregion(2))</pre>
101
                 fswCfly(i) = IL(i)/(2*Cfly*ripple*Vin);
102
                 fswIsat(i) = (Dregion(2)-D(i))*Vin*Deff(i)/
103
                                               (2*L*(N-1)*(Isat-IL(i)));
104
                 fswZVS(i) = (Dregion(2)-D(i))*Vin*Deff(i)/
105
                                               (2*L*(N-1)*(IL(i)-Izvs));
106
107
            elseif (D(i) > Dregion(2) && D(i) <= Dregion(3))</pre>
108
                 fswCfly(i) = IL(i)*(1-Deff(i))/(2*Cfly*ripple*Vin);
109
                 fswIsat(i) = (Dregion(3)-D(i))*Vin*Deff(i)/
110
                                               (2*L*(N-1)*(Isat-IL(i)));
111
                 fswZVS(i) = (Dregion(3)-D(i))*Vin*Deff(i)/
112
                                               (2*L*(N-1)*(IL(i)-Izvs));
113
114
            end
115
        end
116
   end
117
118 Cfly_lim = max(fswCfly)/1000;
119 Isat_lim = max(fswIsat)/1000;
120 ZVS_lim = max(fswZVS)/1000;
121 f_lim = max([Cfly_lim, Isat_lim]);
122 f2.flim = f_lim;
```

Main Active Balancing

Contents

```
• values
```

- design parameters
- $\bullet~$ initialize
- current loop
- Initialize function
- Active Balancing Function
- error calculation
- display waveforms

```
    % Active Balancing Calculations, specific to 4 level AB
    % Also currently specific to lowest duty cycle range
```

```
3 % Assume capacitor voltage is constant in each subperiod ty to tz
```

```
5 function abmain = ABmain(D, fsw4, fsw5, N, c)
```

```
6 values
```

```
c.D0 = D;
7
       c.T0 = 1/(fsw5*10^3);
8
       c.N0 = N(2);
g
       c.N1 = N(1);
10
       c.Def0 = (c.NO-1)*c.DO-floor((c.NO-1)*c.DO);
11
       c.T = 1/(fsw4*10^3);
12
       c.Tef4 = c.T/(c.N1-1);
13
14
15
       c.R = c.DO*c.Vin/c.Iout_avg;
16
17
       c.Def4 = (c.N1-1)*c.D0-floor((c.N1-1)*c.D0);
18
       c.kx = [1 \ 2 \ 3];
19
       c.div = 75;
20
```

21 design parameters

```
Iout = c.Iout_avg;
a = c.a; % factor of duty cycle adjustment on d2
abcount = c.g; % number of cycles in Active Balancing
endcount = round(1.2.*abcount); % total number of cycles to calculate
%waveforms = zeros(1,2);
```

27 initialize

```
c.Vc = zeros(3, 7); % capacitor voltages at times 1-6 (cap x time)
28
       c.dVc = zeros(3,3,2); % change in capacitor voltage specific for 4 case
29
       c.VL = zeros(2, 3); % inductor voltage
30
       c.ix = zeros(1, 7);
                                   % inductor current
31
       c.di = zeros(2, 3); % change in inductor current
32
33
       % Areas used for capacitor charge eqn Ax_y is area for cap x in region y
34
       c.Area = zeros(3, 3);
35
36
       diff = zeros(length(Iout),length(a));
37
       alpha_index = 1;
38
       gamma_index = 1;
39
       t = 2; % start time required for matlab indexing
40
```

41 current loop

42	opt(1,:) = [inf 0 0];
43	
44	<pre>cycle.abcount = abcount;</pre>
45	<pre>cycle.endcount = endcount;</pre>
46	
47	
48	cycle.a = a;

⁴⁹ Initialize function

```
50 %initializations depend on parameters being swept
51 init = ABinit(c,cycle,t,Iout);
52 c = init.c;
```

53 Active Balancing Function

```
54abcalc = ABCalc(c,cycle,t);55c = abcalc.c;
```

⁵⁶ error calculation

57	<pre>norm = sqrt(abcalc.diff.Vc1_diff^2 +</pre>
58	<pre>abcalc.diff.Vc3_diff^2);</pre>
59	<pre>diff_Vc1 = abcalc.diff.Vc1_diff;</pre>

```
diff_Vc3 = abcalc.diff.Vc3_diff;
60
  %
                       if diff(j,k) < opt(1,1)
61
  %
                           waveforms(1) = c;
62
   %
                           cycle_plot = cycle;
63
  %
                           opt = [diff(j,k) j k];
64
  %
                           alpha_index = k;
65
  %
                           gamma_index = j;
66
   %
                       elseif diff(j,k) == opt(1,1)
67
  %
                           waveforms(2) = c;
68
   %
                           opt(2,:) = [diff(j,k) j k];
69
   %
                       end
70
71
72
73
74
```

% end

display waveforms 75

```
% ABplot(waveforms(1),cycle_plot);
76
            %Current = Iout(opt(1,2))
77
```

outputs 78

```
%%output
79
       abmain.norm = norm;
80
       abmain.diff_Vc1 = diff_Vc1;
81
       abmain.diff_Vc3 = diff_Vc3;
82
       abmain.curr_max = max(c.curr);
83
       abmain.c = c;
84
         abmain.alpha = a(alpha_index);
   %
85
   %
         abmain.gamma = abcount(gamma_index);
86
87
  %
         abmain.opt = opt;
```

Active Balancing Initialization

1 Contents

- Set duty cycles and subperiods to active balancing
- initial voltages and currents, t0
- 4 Output

```
5 function init = ABinit(c, cycle,t,Iout)
```

⁶ Set duty cycles and subperiods to active balancing

```
7 % adjust subperiod of q2, using effective period
8 % ALWAYS use 4 level N and 4 level T
 c.Tab(2) = cycle.a/(c.N1-1);
9
10 c.Tab(1) = 0.5*(1-c.Tab(2)); % T1+T2+T4=1
11 c.Tab(3) = c.Tab(1);
                                   % Keep T1=T4
12
13 % D2 = Def4*a*Tef1,
14 % where Tef1 is the fraction of the main period that is
15 % the effective period at Vsw
16 c.D(2) = c.Def4*c.Tab(2);
17 c.D(1) = c.Def4*c.Tab(1); % D1 = Def4*Tab1
  c.D(3) = c.Def4*c.Tab(3); % Keep D1=D4
18
  initial voltages and currents, t0
19
  c.Vout(t-1) = c.D0*c.Vin; % Buck conversion ratio
20
21
```

```
22 % capacitor voltages as fraction of input voltage during previous N
23 VcO(1) = c.kx(1)*c.Vin/(c.NO-1); % k1 = 1
 VcO(2) = c.kx(2)*c.Vin/(c.NO-1); % k2 = 2
24
  VcO(3) = c.kx(3)*c.Vin/(c.NO-1); % k3 = 3
25
26
  c.Vc(:,1) = Vc0; % concatenate flying cap voltages and initial conditions
27
 % Capacitor voltage goals
28
  c.Vc_4L(1) = c.kx(1)*c.Vin/(c.N1-1); % k1 = 1
29
 c.Vc_4L(2) = c.kx(2)*c.Vin/(c.N0-1); % k2 = 2
30
 c.Vc_4L(3) = c.kx(2)*c.Vin/(c.N1-1); % k2 = 2
31
32
33 %Capacitor derating
34 c.CapC = [2.20E+00; 2.23E+00; 2.23E+00; 2.23E+00; 2.23E+00; 2.22E+00;
```

```
2.18E+00; 2.10E+00; 2.05E+00; 1.93E+00; 1.81E+00; 1.63E+00;
35
               1.47E+00; 1.29E+00; 1.10E+00; 9.63E-01; 7.69E-01; 6.39E-01;
36
               5.48E-01; 4.31E-01; 3.89E-01; 0.347] * 1e-6;% * 2.014/2.2;
37
   c.CapVDC = [0.00E+00; 1.00E+00; 2.00E+00; 4.00E+00; 6.30E+00; 1.00E+01;
38
               1.60E+01; 2.50E+01; 3.00E+01; 4.00E+01; 5.00E+01; 6.50E+01;
39
               8.00E+01; 1.00E+02; 1.25E+02; 1.50E+02; 2.00E+02; 2.50E+02;
40
               3.00E+02; 4.00E+02; 4.50E+02; 500];
41
42
  % inductor current at time t0 is the
43
  % minimum iL from the previous N operation
44
45 % <iL>-dipp/2 with <iL> = Iout
46 % and dipp = Vin*T0*Def0*(1-Def0)/(L*(N0-1)^2)
  i0 = (Iout - c.Vin*c.T0*c.Def0*(1-c.Def0)/(2*c.L*(c.N0-1)^2));
47
  c.curr(:,1) = i0;
48
49
50 % Calc Max current
51 c.Imax = c.N1*c.Vripple*c.Vin*8*(1/c.T)*c.num_capOut*c.cap + c.Iv;
```

52 Output

53 init.c = c; 54 init.Iout = Iout;

Set-up for Active Balancing Loop

Contents

- Outer Loop (time Block)
- calculate error on cap voltages
- Output
- Display

```
1 function abcalc = ABCalc(c, cycle, t)
```

² Outer Loop (time Block)

```
for n = 1:cycle.endcount % for n cycles do calculations
3
       % only 5 to 4 level case right now
4
       % if (c.N1 == c.N1 && (c.Vc(3,end) > k(2)*c.Vin/(c.N1-1) ||
5
                c.Vc(1,end) < k(1)*c.Vin/(c.N1-1)))
6
       % if the cycle index is within AB range, do AB calcs
7
       if(n <= cycle.abcount)</pre>
8
9
           tend = t + 2*(4-1)-1; % for indexing
10
                              % and saving calculated values for next cycle
11
           ab = ActiveBalancing(c, n, t);
12
           c.Vc(:,t:tend) = ab.Vc; % save calculated values
13
           c.curr(:,t:tend) = ab.curr; % save calculated values
14
           c.Vout(:,t:tend) = ab.Vout;
15
           t = tend + 1; %increase index
16
17
18
           elseif (n > cycle.abcount)
19
               cycle.a = 1;
20
21
               % reset subperiod to normal 4 level operation after AB
22
               c.Tab(2) = cycle.a/(c.N1-1);
23
                c.Tab(1) = cycle.a/(c.N1-1);
24
               c.Tab(3) = cycle.a/(c.N1-1);
25
26
               % reset duty cycle to normal 4 level operation after AB
27
               c.D(2) = c.D0;
28
               c.D(1) = c.D0;
29
               c.D(3) = c.D0;
30
31
```

```
tend = t + 2*(4-1)-1; % for indexing
32
                                   % and saving calculated values for next cycle
33
               ab = ActiveBalancing(c, n, t);
34
35
               c.Vc(:,t:tend) = ab.Vc; % save calculated values
36
               c.curr(:,t:tend) = ab.curr; % save calculated values
37
               c.Vout(:,t:tend) = ab.Vout;
38
               t = tend + 1; %increase index
39
40
       end
41
42
43
   end
44
  calculate error on cap voltages
45
  diff.Vc1_diff = abs(c.Vc_4L(1)-c.Vc(1,end));
46
  diff.Vc3_diff = abs(c.Vc_4L(3)-c.Vc(3,end));
47
  Output
48
  abcalc.c = c;
49
  abcalc.diff = diff;
50
  Display
51
  % %% Display
52
  % figure
53
  % timesteps1 = [c.D(1)*c.T
54
                    c.Tab(1)*c.T
55
                    c.Tab(1)*c.T+c.D(2)*c.T
56
                    c.Tab(1)*c.T+c.Tab(2)*c.T
57
                    c.Tab(1)*c.T+c.Tab(2)*c.T+c.D(3)*c.T
58
                    c.Tab(1)*c.T+c.Tab(2)*c.T+c.Tab(3)*c.T];
59
  % timeshift = c.T*ones(1,length(timesteps1));
60
  \% timesteps(1) = 0;
61
 % index = 2;
62
  %
63
  % timeshift4 = c.T*ones(1,length(timesteps1));
64
  %
65
66 % for m = 1:cycle.endcount
67 %
```

```
%
             timesteps(index:index + (2*c.N1-3)) =
68
                       timesteps1 + (m-1)*timeshift4;
69
             index = index + (2*c.N1-3) + 1;
  %
70
   %
71
72 % end
  %
73
74 % Vout = c.Vout*ones(length(timesteps));
  % % current = eval(c.curr(1:end));
75
76 % % voltage1 = eval(c.Vc(1,1:end));
77 % % voltage3 = eval(c.Vc(3,1:end));
78 % current = c.curr(1:end);
79 % voltage1 = c.Vc(1,1:end);
80 % voltage3 = c.Vc(3,1:end);
81 % outVoltage = c.Vout(1:end);
82 %
83 % hold on
84 %
  % ylim([-40 40])
85
  % plot(timesteps, voltage1, 'color', [0.953 0.918 0.257], 'linewidth', 2)
86
87 % plot(timesteps, voltage3,'color', [0.953 0.257 0.918], 'linewidth', 2)
  % plot(timesteps, outVoltage, 'color', [0.257 0.953 0.894], 'linewidth', 2)
88
  %
89
90 % volt4L = c.Vc_4L'*ones(1,length(timesteps));
  % plot(timesteps, volt4L(1,:), 'color', [0 0 0])
91
  % plot(timesteps, volt4L(3,:), 'color', [0 0 0])
92
93 %
94 % yyaxis right
95 % ylim([-5 35])
  % plot(timesteps, current, 'color', [0.324 0.953 0.257], 'linewidth', 2)
96
97 %
98 %
99 % resize_figure(6, 1.2)
```

Sub-period Active Balancing Calculations

Contents

- Active Balancing Function
- On time of q4 from t0 to t1, region 1
- Off time of q1 t1 to t2, region 1
- On time of q2 from t2 to t3, region 2
- Off time of q2 t3 to t4, region 2
- On time of q3 from t4 to t5, region 3
- Off time of q3 t5 to t6, region 3
- Output

¹ Active Balancing Function

```
function ab = ActiveBalancing(c,n,t)
2
       Vc(1,t-1) = c.Vc(1,t-1);
3
       Vc(2,t-1) = c.Vc(2,t-1);
4
       Vc(3,t-1) = c.Vc(3,t-1);
5
       curr(t-1) = c.curr(t-1);
6
       Vout(t-1) = c.Vout(t-1);
7
8
       Vc_loop = zeros(3,c.div);
9
       curr_loop = zeros(1,c.div);
10
       Vout_loop = zeros(1,c.div);
11
       iload = zeros(1,c.div);
12
       ic = zeros(1,c.div);
13
       dVout = zeros(1,c.div);
14
15
       % de-rated capacitor look-up table
16
       V_base = c.V_base;
17
       C_{int} = c.C_{int};
18
19
```

²⁰ On time of q4 from t0 to t1, region 1

```
21 Vc_loop(:,1) = Vc(:,t-1);
22 curr_loop(1) = curr(t-1);
23 Vout_loop(1) = Vout(t-1);
24 25 for j = 1:c.div
26 % during on time, voltage across inductor is sum of series
```

```
% cap voltages - Vout (this one is specific to 4 level)
27
            VL(1,1) = c.Vin-Vc_loop(3,j)-Vout_loop(j);
28
29
            % change in inductor current in on time (D4*T) is
30
            % di=dt*VL/L divided into smalled div
31
            di(1,1) = VL(1,1)*c.D(3)*c.T/(c.div*c.L);
32
33
            % update current at end of subperiod, old value + di
34
            \operatorname{curr_loop}(j+1) = \operatorname{curr_loop}(j) + \operatorname{di}(1,1);
35
36
            % c.C1 = 3*(interp1(c.CapVDC,c.CapC,Vc_loop(1,j)));
37
            % c.C3 = 3*(interp1(c.CapVDC,c.CapC,Vc_loop(3,j)));
38
            % c.Cout = 4*(interp1(c.CapVDC,c.CapC,Vout_loop(j)));
39
40
            % instead of interpolate, look up value from table
41
42
            indexC1 = ((round(Vc_loop(1,j)*100)))+1;
43
            indexC3 = ((round(Vc_loop(3,j)*100)))+1;
44
            indexCout = ((round(Vout_loop(j)*100)))+1;
45
46
            if indexC1 <= 0
47
                indexC1 = 1;
48
49
            end
            if indexC3 <= 0
50
                indexC3 = 1;
51
            end
52
            if indexCout <= 0
53
                indexCout = 1;
54
            end
55
56
            c.C1 = c.num_cap*C_int(indexC1); % read from look-up table
57
            c.C3 = c.num_cap*C_int(indexC3);
58
            c.Cout = c.num_capOut*C_int(indexCout);
59
60
61
62
            % Charge area of cap C1, C1 not charged/discharged in this region
            Area(1,1) = 0;
63
64
            dVc(1,1,1) = Area(1,1)/c.C1; % change in cap voltage dV = Q/C
65
66
            % update cap voltage at end of subperiod, old value + dV
67
            Vc_{loop}(1, j+1) = Vc_{loop}(1, j) + dVc(1, 1, 1);
68
```

```
69
            % Voltage on cap C2 does not change because no current into C2
70
71
            % Charge area of cap C3, triangle (0.5*b*h = 0.5*D4*T*di)
72
            % and rectangle (b*h=D4*T*i_start) where i_start is current
73
            % value from end of last subperiod
74
            Area(3,1) = ((0.5*c.D(3)*c.T*di(1,1)+curr_loop(j)*c.D(3)*c.T))/
75
                                                                    c.div;
76
77
            % change in cap voltage dV = Q/C
78
            dVc(3,1,1) = Area(3,1)/c.C3;
79
80
            % update cap voltage at end of subperiod, old value + dV
81
            Vc_{loop}(3, j+1) = Vc_{loop}(3, j) + dVc(3, 1, 1);
82
83
            iload(j) = Vout_loop(j)/c.R;
84
            ic(j) = curr_loop(j)-iload(j);
85
            dVout(j) = ic(j)*c.D(3)*c.T/(c.div*c.Cout);
86
            Vout_loop(j+1) = Vout_loop(j) + dVout(j); % ?
87
        end
88
89
        % update current at end of subperiod, old value + di
90
        curr(t) = curr_loop(end);
91
92
        \% update cap voltage at end of subperiod, old value + dV
93
        Vc(1,t) = Vc_{loop}(1,end);
94
95
        \% Voltage on cap C2 does not change because no current into C2
96
97
        % update cap voltage at end of subperiod, old value + dV
98
        Vc(3,t) = Vc_{loop}(3,end);
99
100
        Vout(t) = Vout_loop(end); % update
101
```

102 Off time of q1 t1 to t2, region 1

```
103 Vc_loop(:,1) = Vc(:,t);
104 curr_loop(1) = curr(t);
105 Vout_loop(1) = Vout(t);
106
107 for j = 1:c.div
108 % during off time, voltage across inductor is sum of
```

```
\% series cap voltages – Vout (this one is specific to 4 level)
109
            VL(2,1) = -Vout_loop(j);
110
111
            % change in inductor current in on time (Tab3-D3*T) is di=dt*VL/L
112
            di(2,1) = VL(2,1)*((c.Tab(3)-c.D(3))*c.T)/(c.div*c.L);
113
114
            % update current at end of subperiod, old value + di
115
            \operatorname{curr_loop}(j+1) = \operatorname{curr_loop}(j) + \operatorname{di}(2,1);
116
117
            % c.Cout = 4*(interp1(c.CapVDC,c.CapC,Vout_loop(j)));
118
            % instead of interpolate, look up value from table
119
             indexCout =((round(Vout_loop(j)*100)))+1;
120
121
            if indexCout <= 0
122
                 indexCout = 1;
123
            end
124
             c.Cout = c.num_capOut*C_int(indexCout);
125
126
127
             iload(j) = Vout_loop(j)/c.R;
128
             ic(j) = curr_loop(j)-iload(j);
129
            dVout(j) = (ic(j)*(c.Tab(3)-c.D(3))*c.T)/(c.div*c.Cout);
130
            Vout_loop(j+1) = Vout_loop(j) + dVout(j); % ?
131
132
        end
133
134
        % update current at end of subperiod, old value + di
135
        curr(t+1) = curr_loop(end);
136
137
        % cap voltage does not change in off time (specific to lowest D range)
138
        Vc(1,t+1) = Vc_{loop}(1,end);
139
140
        % cap voltage does not change in off time (specific to lowest D range)
141
        Vc(3,t+1) = Vc_{loop}(3,end);
142
143
144
        Vout(t+1) = Vout_loop(end);
```

¹⁴⁵ **On time of q2 from t2 to t3, region 2

```
146 % doing a half step here, update voltage, do other half
147 Vc_loop(:,1) = Vc(:,t+1);
148 curr_loop(1) = curr(t+1);
```

```
Vout_loop(1) = Vout(t+1);
149
150
        for j = 1:c.div
151
152
             % during on time, voltage across inductor is sum of series
153
             % cap voltages - Vout (this one is specific to 4 level)
154
            VL(1,2) = Vc_{loop}(3,j)-Vc_{loop}(1,j)-Vout_{loop}(j);
155
156
            % change in inductor current in on time (D2*T) is di=dt*VL/L
157
            di(1,2) = VL(1,2)*c.D(2)*c.T/(c.div*c.L);
158
159
            % update current at end of subperiod, old value + di
160
            curr_loop(j+1) = curr_loop(j)+di(1,2);
161
162
            % c.C1 = 3*(interp1(c.CapVDC,c.CapC,Vc_loop(1,j)));
163
            % c.C3 = 3*(interp1(c.CapVDC,c.CapC,Vc_loop(3,j)));
164
            % c.Cout = 4*(interp1(c.CapVDC,c.CapC,Vout_loop(j)));
165
166
            % instead of interpolate, look up value from table
167
168
            indexC1 = ((round(Vc_loop(1,j)*100)))+1;
169
            indexC3 = ((round(Vc_loop(3,j)*100)))+1;
170
            indexCout = ((round(Vout_loop(j)*100)))+1;
171
            if indexC1 <= 0
172
                indexC1 = 1;
173
            end
174
            if indexC3 <= 0
175
                indexC3 = 1;
176
            end
177
            if indexCout <= 0
178
                indexCout = 1;
179
            end
180
181
            c.C1 = c.num_cap*C_int(indexC1); % read from look-up table
182
            c.C3 = c.num_cap*C_int(indexC3);
183
184
            c.Cout = c.num_capOut*C_int(indexCout);
185
            % charge area of cap C1, triangle (0.5*b*h = 0.5*D2*T*di)
186
            % and rectangle (b*h=D2*T*i_start) where i_start is current
187
            % value from end of last subperiod
188
            Area(1,2) = (0.5*c.D(2)*c.T*di(1,2)+curr_loop(j)*c.D(2)*c.T)/c.div;
189
190
```

```
% change in cap voltage dV = Q/C
191
            dVc(1,2,1) = Area(1,2)/c.C1;
192
193
            % update cap voltage at end of subperiod, old value + dV
194
            Vc_{loop}(1, j+1) = Vc_{loop}(1, j) + dVc(1, 2, 1);
195
196
            % Voltage on cap C2 does not change because no current into C2
197
198
            % discharge area of cap C3, triangle (0.5*b*h = 0.5*D2*T*di)
199
            \% and rectangle (b*h=D2*T*i_start) where <code>i_start</code> is current
200
            % value from end of last subperiod
201
            Area(3,2) = -((0.5*c.D(2)*c.T*di(1,2)+curr_loop(j)*c.D(2)*c.T))/
202
                                                                          c.div;
203
204
            % change in cap voltage dV = Q/C
205
            dVc(3,2,1) = Area(3,2)/c.C3;
206
207
            % update cap voltage at end of subperiod, old value + dV
208
            Vc_{loop}(3, j+1) = Vc_{loop}(3, j) + dVc(3, 2, 1);
209
210
            iload(j) = Vout_loop(j)/c.R;
211
            ic(j) = curr_loop(j)-iload(j);
212
            dVout(j) = ic(j)*c.D(2)*c.T/(c.div*c.Cout);
213
            Vout_loop(j+1) = Vout_loop(j) + dVout(j); %
214
        end
215
216
        % update current at end of subperiod, old value + di
217
        curr(t+2) = curr_loop(end);
218
219
        % update cap voltage at end of subperiod, old value + dV
220
        Vc(1,t+2) = Vc_{loop}(1,end);
221
222
        \% Voltage on cap C2 does not change because no current into C2
223
224
        % update cap voltage at end of subperiod, old value + dV
225
226
        Vc(3,t+2) = Vc_{loop}(3,end);
227
        Vout(t+2) = Vout_loop(end); % update
228
```

```
<sup>229</sup> Off time of q2 t3 to t4, region 2
```

```
230 Vc_loop(:,1) = Vc(:,t+2);
```

```
curr_loop(1) = curr(t+2);
231
        Vout_loop(1) = Vout(t+2);
232
233
        for j = 1:c.div
234
235
            % during off time, voltage across inductor is sum of series
236
            % cap voltages - Vout (this one is specific to 4 level)
237
            VL(2,2) = -Vout_loop(j);
238
239
            % change in inductor current in off time (Tab2-D2*T) is di=dt*VL/L
240
            di(2,2) = VL(2,2)*((c.Tab(2)-c.D(2))*c.T)/(c.div*c.L);
241
242
             % update current at end of subperiod, old value + di
243
            curr_loop(j+1) = curr_loop(j)+di(2,2);
244
245
            % c.Cout = 4*(interp1(c.CapVDC,c.CapC,Vout_loop(j)));
246
            % instead of interpolate, look up value from table
247
            indexCout = ((round(Vout_loop(j)*100)))+1;
248
249
            if indexCout <= 0
250
                indexCout = 1;
251
            end
252
            c.Cout = c.num_capOut*C_int(indexCout);
253
254
255
            iload(j) = Vout_loop(j)/c.R;
256
            ic(j) = curr_loop(j)-iload(j);
257
            dVout(j) = (ic(j)*(c.Tab(2)-c.D(2))*c.T)/(c.div*c.Cout);
258
            Vout_loop(j+1) = Vout_loop(j) + dVout(j); %
259
260
        end
261
262
        curr(t+3) = curr_loop(end);
263
264
        \% cap voltage does not change in off time (specific to lowest D range)
265
266
        Vc(1,t+3) = Vc_{loop}(1,end);
267
        % cap voltage does not change in off time (specific to lowest D range)
268
        Vc(3,t+3) = Vc_{loop}(3,end);
269
270
        Vout(t+3) = Vout_loop(end);
271
```

```
On time of q3 from t4 to t5, region 3
272
        Vc_{loop}(:,1) = Vc(:,t+3);
273
        curr_loop(1) = curr(t+3);
274
        Vout_loop(1) = Vout(t+3);
275
276
        for j = 1:c.div
277
278
            % during on time, voltage across inductor is sum of series
279
            % cap voltages - Vout (this one is specific to 4 level)
280
            VL(1,3) = Vc_{loop}(1,j)-Vout_{loop}(j);
281
282
            % change in inductor current in on time (D1*T) is di=dt*VL/L
283
            di(1,3) = VL(1,3)*c.D(1)*c.T/(c.div*c.L);
284
285
            % update current at end of subperiod, old value + di
286
            curr_loop(j+1) = curr_loop(j)+di(1,3);
287
288
            % c.C1 = 3*(interp1(c.CapVDC,c.CapC,Vc_loop(1,j)));
289
            % c.C3 = 3*(interp1(c.CapVDC,c.CapC,Vc_loop(3,j)));
290
            % c.Cout = 4*(interp1(c.CapVDC,c.CapC,Vout_loop(j)));
291
292
            % instead of interpolate, look up value from table
293
294
            indexC1 = ((round(Vc_loop(1,j)*100)))+1;
295
            indexC3 = ((round(Vc_loop(3,j)*100)))+1;
296
            indexCout = ((round(Vout_loop(j)*100)))+1;
297
            if indexC1 <= 0
298
                 indexC1 = 1;
299
            end
300
            if indexC3 <= 0
301
                 indexC3 = 1;
302
            end
303
            if indexCout <= 0
304
                 indexCout = 1;
305
            end
306
307
            c.C1 = c.num_cap*C_int(indexC1); % read from look-up table
308
            c.C3 = c.num_cap*C_int(indexC3);
309
            c.Cout = c.num_capOut*C_int(indexCout);
310
311
312
```

```
% discharge area of cap C1, triangle (0.5*b*h = 0.5*D1*T*di)
313
            % and rectangle (b*h=D1*T*i_start) where i_start is current
314
            % value from end of last subperiod
315
            Area(1,3) = -((0.5*c.D(1)*c.T*di(1,3)+curr_loop(j)*c.D(1)*c.T))/
316
                                                                         c.div;
317
318
            % change in cap voltage dV = Q/C
319
            dVc(1,3,1) = Area(1,3)/c.C1;
320
321
            % update cap voltage at end of subperiod, old value + dV
322
            Vc_{loop}(1, j+1) = Vc_{loop}(1, j) + dVc(1, 3, 1);
323
324
            % Voltage on cap C2 does not change because no current into C2
325
326
            % Charge area of cap C3, C3 not charged/discharged in this region
327
            Area(3,3) = 0;
328
329
            % change in cap voltage dV = Q/C
330
            dVc(3,3,1) = Area(3,3)/c.C3;
331
332
            % update cap voltage at end of subperiod, old value + dV
333
            Vc_{loop}(3, j+1) = Vc_{loop}(3, j) + dVc(3, 3, 1);
334
335
            iload(j) = Vout_loop(j)/c.R;
336
            ic(j) = curr_loop(j)-iload(j);
337
            dVout(j) = ic(j)*c.D(1)*c.T/(c.div*c.Cout);
338
            Vout_loop(j+1) = Vout_loop(j) + dVout(j); % ?
339
        end
340
341
        % update current at end of subperiod, old value + di
342
        curr(t+4) = curr_loop(end);
343
344
        % update cap voltage at end of subperiod, old value + dV
345
        Vc(1,t+4) = Vc_{loop}(1,end);
346
347
348
        \% Voltage on cap C2 does not change because no current into C2
349
         % update cap voltage at end of subperiod, old value + dV
350
        Vc(3,t+4) = Vc_{loop}(3,end);
351
352
        Vout(t+4) = Vout_loop(end); % update
353
```

```
Off time of q3 t5 to t6, region 3
354
        Vc_loop(:,1) = Vc(:,t+4);
355
        curr_loop(1) = curr(t+4);
356
        Vout_loop(1) = Vout(t+4);
357
358
        for j = 1:c.div
359
360
            % during off time, voltage across inductor is sum of series
361
            % cap voltages - Vout (this one is specific to 4 level)
362
            VL(2,3) = -Vout_loop(j);
363
364
            % change in inductor current in on time (Tab1-D1*T) is di=dt*VL/L
365
            di(2,3) = VL(2,3)*((c.Tab(1)-c.D(1))*c.T)/(c.div*c.L);
366
367
            % update current at end of subperiod, old value + di
368
            curr_loop(j+1) = curr_loop(j)+di(2,3);
369
370
            % c.Cout = 4*(interp1(c.CapVDC,c.CapC,Vout_loop(j)));
371
372
            % instead of interpolate, look up value from table
373
            indexCout = ((round(Vout_loop(j)*100)))+1;
374
375
            if indexCout <= 0
376
                indexCout = 1;
377
            end
378
            c.Cout = c.num_capOut*C_int(indexCout);
379
380
            iload(j) = Vout_loop(j)/c.R;
381
            ic(j) = curr_loop(j)-iload(j);
382
            dVout(j) = (ic(j)*(c.Tab(1)-c.D(1))*c.T)/(c.div*c.Cout);
383
            Vout_loop(j+1) = Vout_loop(j) + dVout(j); % ?
384
385
        end
386
387
        \% update current at end of subperiod, old value + di
388
        curr(t+5) = curr_loop(end);
389
390
         \% cap voltage does not change in off time (specific to lowest D range)
391
        Vc(1,t+5) = Vc_{loop}(1,end);
392
393
        \% cap voltage does not change in off time (specific to lowest D range)
394
```

395 Vc(3,t+5) = Vc_loop(3,end);
396
397 Vout(t+5) = Vout_loop(end);

398 Output

399 ab.Vc = Vc(:,t:t+5); 400 ab.curr = curr(:,t:t+5); 401 ab.Vout = Vout(:,t:t+5);

Plot Active Balancing Waveforms

$_{1}$ Display

```
function display = ABplot(c,cycle)
2
       figure
3
       timesteps1 = [c.D(1)*c.T]
4
                        c.Tab(1)*c.T
5
                        c.Tab(1)*c.T+c.D(2)*c.T
6
                        c.Tab(1)*c.T+c.Tab(2)*c.T
7
                        c.Tab(1)*c.T+c.Tab(2)*c.T+c.D(3)*c.T
8
                        c.Tab(1)*c.T+c.Tab(2)*c.T+c.Tab(3)*c.T];
9
       timeshift = c.T*ones(1,length(timesteps1));
10
       timesteps(1) = 0;
11
       index = 2;
12
13
       timeshift4 = c.T*ones(1,length(timesteps1));
14
15
       for m = 1:cycle.endcount
16
17
           timesteps(index:index + (2*c.N1-3))= timesteps1 + (m-1)*timeshift4;
18
           index = index + (2*c.N1-3) + 1;
19
20
       end
21
22
       Vout = c.Vout*ones(length(timesteps));
23
       % current = eval(c.curr(1:end));
24
       % voltage1 = eval(c.Vc(1,1:end));
25
       % voltage3 = eval(c.Vc(3,1:end));
26
       current = c.curr(1:end);
27
       voltage1 = c.Vc(1,1:end);
28
       voltage3 = c.Vc(3,1:end);
29
       outVoltage = c.Vout(1:end);
30
31
       hold on
32
33
       ylim([-40 100])
34
       plot(timesteps, voltage1, 'color', [0.953 0.918 0.257], 'linewidth', 2)
35
       plot(timesteps, voltage3,'color', [0.953 0.257 0.918], 'linewidth', 2)
36
       plot(timesteps, outVoltage, 'color', [0.257 0.953 0.894],
37
                                                               'linewidth'. 2)
38
```

```
39
       volt4L = c.Vc_4L'*ones(1,length(timesteps));
40
       plot(timesteps, volt4L(1,:), 'color', [0 0 0])
41
       plot(timesteps, volt4L(3,:), 'color', [0 0 0])
42
43
       yyaxis right
44
       ylim([-10 35])
45
       plot(timesteps, current, 'color', [0.324 0.953 0.257], 'linewidth', 2)
46
47
48
       resize_figure(6, 1.2)
49
```

Plot Active Balancing Parameters

¹ Display

```
function disp = sys_plot(opt)
2
       figure
3
       plot(opt(:,1), opt(:,6), '-*')
4
       title('Alpha', 'FontSize',16, 'FontName', 'Times New Roman');
5
       grid on
6
       xlabel('Average Output Current [A]', 'FontSize', 16,
7
                'FontName', 'Times New Roman');
8
       ylabel('\alpha', 'FontSize',16, 'FontName', 'Times New Roman');
9
10
       figure
11
       plot(opt(:,1), opt(:,7), '-*')
12
       title('Gamma', 'FontSize',16, 'FontName', 'Times New Roman');
13
       grid on
14
       xlabel('Average Output Current [A]', 'FontSize',16,
15
                'FontName', 'Times New Roman');
16
       ylabel('\gamma [cycles] ', 'FontSize',16, 'FontName', 'Times New Roman');
17
```

Appendix B

Five-level FCML Hardware Prototype Circuit Schematic and PCB Layout

Included here for reference are the circuit schematic and PCB layout for the 5-level FCML prototype that was built for testing dynamic level selection to maintain wide-range ZVS.

Schematic

Below, are the circuit schematics for the 5-level FCML prototype.



Figure B.1: Top level circuit schematic for the 5-level FCML prototype.





Figure B.3: Circuit schematic for a high-side switch including gate driver.



Figure B.4: Circuit schematic for a low-side switch including gate driver.



Figure B.5: Circuit schematic for the LDOs.



Figure B.6: Circuit schematic for the (unused) unfolder stage.











Figure B.9: Circuit schematic for current sensing.



Figure B.10: Circuit schematic for voltage sensing.


Figure B.11: Circuit schematic for a voltage sensing network.

PCB Layout

Below, are the PCB layers for the 5-level FCML prototype.



Figure B.12: Top layer of PCB.



Figure B.13: First inner layer of PCB.



Figure B.14: Second inner layer of PCB.



Figure B.15: Bottom layer of PCB.

Appendix C

Microcontroller Code for Dynamic Level Transitioning with Active Balancing

Included here are the program files for operating dynamic level selection for a 4/5-level FCML converter using a TI C2000 microcontroller for control.

Global Variables Header File

```
1 /*
  * global_variables.h
2
    */
3
4
5 #ifndef ZVS_FCML_28377D_GLOBAL_VARIABLES_H_
  #define ZVS_FCML_28377D_GLOBAL_VARIABLES_H_
6
7
  #include "F28x_Project.h" // Device Headerfile and Examples Include File
8
9
  #define fundamental_frequency 60 // fundamental frequency in Hz
10
11
  // Global variable declarations
12
13
14 extern int32 enable;
15 //extern __interrupt void cpu_timer0_isr(void);
16 extern __interrupt void ePWMInterrupt(void);
  extern __interrupt void ADCInterrupt(void);
17
18
  extern int32 sysclk;
19
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
```

```
20 extern float sysclk_inv;
21 extern float main_duty; // initial duty cycle
22 extern int32 period; // switching period
23 extern int32 period1; // adjusted switching period due to mcu timing issues
24
  // Switching periods for active balancing
25
26 extern int32 periodAB451; // adjusted due to mcu timing issues
  extern int32 periodAB45;
27
28
29
  // Global variable definitions
30
31
32 extern int32 enable;
33 extern int32 state;
34 extern int32 N;
35 extern int fs; // switching frequency
36 extern int feff; // effective switching frequency at inductor
37 extern int freq;
38
39 // switching frequency lower limit (when to switch levels)
40 extern int32 f_lim;
41
42 extern int32 f_high; // set a switching frequency maximum
43 extern int f_set;
44 extern float L; // inductor value
45 extern float main_duty; // initial duty cycle
46 extern float duty;
47 extern float deff_r; // effective duty cycle
48 extern float deff;
49 extern int abcount; // number of active balancing cycles (gamma)
50
51 // (alpha) duty cycle adjustment factor from 5 to 4 levels
52 extern float abfactor54;
53 // (alpha) duty cycle adjustment factor from 4 to 5 levels
  extern float abfactor45;
54
55
56
  // Local variable definitions
57
58
59
60 extern int32 period;
                              // period of the ePWM counter
61 extern int32 periodp; // period for 1st AB due to mcu timing issues
```

```
62 extern int32 periodZVS; // period needed for ZVS
63 extern int32 deadtime_r; // deadtime, constant
64 extern int32 deadtime_f;
                                 // deadtime, constant
                              // phase shift of each ePWM, in degrees
65 extern int32 phase;
  extern int32 sysclk; // system clock, in kHz
66
67
68 // phase shift factor for each switch pair
69 extern float ps2_float;
70 extern float ps3_float;
71 extern float ps4_float;
72 extern float ps5_float;
73 extern float ps6_float;
74 extern float ps7_float;
75
76 // duty cycles for each subperiod
77 // factors
78 extern float d1;
79 extern float d2;
80 extern float d4;
81 extern float d8;
82 // total duty cycle in system clock ticks
83 extern float d1p;
84 extern float d2p;
85 extern float d4p;
86 extern float d8p;
87
88 // factor for length of sub-periods
89 extern float Tx; // inital subperiod
90 extern float T1;
91 extern float T2;
92 extern float T4;
93
94 // total duty cycle in system clock ticks
95 extern int32 D_ePWM2;
96 extern int32 D_ePWM3;
97 extern int32 D_ePWM4;
98 extern int32 D_ePWM5;
99
100 // phase shift for ePWM2, etc
101 extern int32 ps2;
102 extern int32 ps3;
103 extern int32 ps4;
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
   TRANSITIONING WITH ACTIVE BALANCING
                                                                              106
104 extern int32 ps5;
105 extern int32 ps6;
106 extern int32 ps7;
107 extern float phaseshift; // initial phase shift
108
109
110 extern int32 index;
111 extern int32 currentRead_period;
112 extern int32 i; //counter to control when level transition
113
114 extern float pre54;
115 extern float post54;
116 extern float pre45;
117 extern float post45;
118 extern int32 period4; // 4 level switching period
119 extern int32 period5; // 5 level switching period
120 extern int32 periodbase; // initial period
121 extern float pfactor; // factor of period adjustment between 4 and 5 levels
122 extern float pshift; // shift in period due to mcu timing issues
123
124 // current sense
125 extern Uint16 dummy_read;
126 extern Uint16 Iout_bias_count;
127 extern int16 Iout_count;
128 extern float Iout;
129 extern float Iout_sample_array[];
130 extern Uint16 Iout_pointer;
131 extern float Iout_sum;
132 extern float Iout_avg;
133 extern float Iout_adc_range_count;
134 extern float Iout_adc_range_count_div;
135 extern float Iout_ADC_Max_Amp;
136 extern float Iout_ADC_Min_Amp;
137 extern float Iout_adc_range_fullamp;
138 extern float Iout_adc_range_fullamp_div;
139 extern float Iout_adc_fullamp_to_count_ratio;
140 extern float Iout_adc_count_to_fullamp_ratio;
141 extern float mov_avg_size;
142 extern float mov_avg_size_div;
143
144 // duty cycle regions for 4 and 5 level
145 extern Uint16 N_minus1;
```

```
146 extern float L4region1;
147 extern float L4region2;
148 extern float L4region3;
149 extern float L5region1;
150 extern float L5region2;
151 extern float L5region3;
152 extern float L5region4;
153
154
155 extern int32 Vin; // input voltage
156 extern float Izvs; // negative peak of inductor current for ZVS
157 extern float f_ZVS; // switching frequency needed for ZVS
158 extern float T_ZVS; // switching period for ZVS
159 extern float T_const;
160
161 // debug variable
162 extern float bug;
163 extern float bug2;
164 extern float shiftx;
165 extern float shifty;
166 extern int16 lim;
167 #endif /* ZVS_FCML_28377D_GLOBAL_VARIABLES_H_ */
```

Global Variables Definition File

```
1
2 /*
  * global_variables.c
3
     */
4
5
                                 // Device Headerfile and Examples Include File
6 #include "F28x_Project.h"
7 #include "global_variables.h"
8
  // Global variable definitions
9
10
11 int32 enable = 0;
12 int32 N = 5;
13 int fs = 75;
14 int feff;
15 int freq = 0;
16 int32 f_lim = 80;
17 int32 f_high = 135;
18 int f_set = 96;
19 float main_duty = 0.25;
20 int32 Vin = 150;
21 float L = 0.0000056;
22 float Izvs = -0.9;
23 float duty;
24 float deff_r;
25 float deff;
26 int abcount = 7;
27 float abfactor54 = 1.0;
28 float abfactor45 = 1;
29 float pfactor = 0.375;
30
31
  // Local variable definitions
32
33
34 //int32 num_levels;
35 int32 period = 4000; // period of the ePWM counter
36 int32 period1;
37 int32 periodp = 4000; //period for 1st AB
38 int32 period4;
39 int32 periodbase;
40 int32 periodZVS = 4000;
```

```
41 int32 deadtime_r = 10;
                               // deadtime
  int32 deadtime_f = 10;
                               // deadtime
42
                       // phase shift of each ePWM, in degrees
  int32 phase;
43
  int32 sysclk = 200000; // system clock, in kHz
44
  float sysclk_inv = 0.000005; // system clock in ms
45
46
  // period of cpu timer, to trigger current sense read
47
  int32 currentRead_period = 200000;
48
49
  int32 periodAB451;
50
  int32 periodAB45;
51
52
53 float ps2_float;
54 float ps3_float;
55 float ps4_float;
56 float ps5_float;
57 float ps6_float;
58 float ps7_float;
59
60 float d1;
61 float d2;
62 float d4;
63 float d8;
64 float d1p;
65 float d2p;
66 float d4p;
  float d8p;
67
68
69 float Tx = 0.333333;
70 float T1;
71 float T2;
  float T4;
72
73
74 int32 D_ePWM2;
  int32 D_ePWM3;
75
76 int32 D_ePWM4;
  int32 D_ePWM5;
77
78
79
                    // phase shift for ePWM2
  int32 ps2;
80
81 int32 ps3;
82 int32 ps4;
```

```
83 int32 ps5;
   int32 ps6;
84
   int32 ps7;
85
86
87
    int32 i = 1; //counter to control when level transition
88
    int32 index = 1;
89
90
   int32 state = 5; // initial state (number of levels)
91
92
   // Dummy variable for ADC measurement
93
94 Uint16 dummy_read = 0;
95
  // ADC current measurements (in counts)
96
97 Uint16 Iout_bias_count = 0;
98 int16 Iout_count = 0;
99 float Iout_adc_range_count = 0;
100 float Iout_adc_range_count_div;
101 float Iout_ADC_Max_Amp = 3.5;
102 float Iout_ADC_Min_Amp = 0;
103 float Iout_adc_range_fullamp;
104 float Iout_adc_range_fullamp_div;
105 float Iout_adc_fullamp_to_count_ratio;
106 float Iout_adc_count_to_fullamp_ratio;
107
108
   // ADC current measurements (in amps)
109
110 float Iout = 0;
111
112 // Moving average variables
113 float Iout_sample_array[200];
114 Uint16 Iout_pointer = 0;
115 float Iout_sum = 0;
116 float Iout_avg = 0;
117 float mov_avg_size = 200;
118 float mov_avg_size_div;
119
120
121 float pshift;
   int32 period5;
122
   float phaseshift;
123
124
```

```
125 // debug variables
126 float shiftx = 0;
127 float shifty = 0;
128 int16 lim = 0;
129 float bug = 0.0;
130 float bug2 = 0;
131
132 // ZVS frequency calculation variables
133 float deff;
134 Uint16 N_minus1;
135 float L4region1 = 1.0/3.0;
136 float L4region2 = 2.0/3.0;
137 float L4region3 = 1.0;
138 float L5region1 = 1.0/4.0;
139 float L5region2 = 1.0/2.0;
140 float L5region3 = 3.0/4.0;
141 float L5region4 = 1.0;
142 float f_ZVS;
143 float T_ZVS;
144 float T_const;
145
```

Main MCU Function

```
1 /*
    * main.c
2
    */
3
4 #include "F28x_Project.h"
                                   // Device Headerfile and Examples Include File
5 #include "ZVS_FCML.h"
6 #include "initialize.h"
7 #include "global_variables.h"
8
9
10 #define RESULTS_BUFFER_SIZE 256
11 Uint16 AdcaResults[RESULTS_BUFFER_SIZE];
12 Uint16 resultsIndex;
13 Uint16 bufferFull;
14
15
  void main(void)
16
   {
17
18
19 enable = 0;
  // Step 1. Initialize System Control:
20
   InitSysCtrl();
21
22
   // Step 2. Initialize GPIO:
23
       InitGpio();
24
25
26
   // Step 3. Clear all interrupts and initialize PIE vector table:
27
   // Disable CPU interrupts
28
       Init_interrupts();
29
       InitCpuTimers();
30
       ConfigCpuTimer(&CpuTimer0, 200, 10000);
31
32
       // Use write-only instruction to set TSS bit = 0
33
       CpuTimerORegs.TCR.all = 0x4000;
34
35
36
       Step 4. Initialize all the Device Peripherals:
   //
37
38
   // Initialize the ePWM
39
40
```

```
EALLOW;
41
       CpuSysRegs.PCLKCRO.bit.TBCLKSYNC = 0; // disable PWM timer
42
       //CpuSysRegs.PCLKCR0.bit.CPUTIMER0 = 0; // disable CPU timer
43
       ClkCfgRegs.PERCLKDIVSEL.bit.EPWMCLKDIV = 0;
44
       EDIS;
45
46
       Init_phase_shifted_pwm(); // Initial PWM for phase shifted operation
47
48
       //Init_cputimer(); // Initialize cputimer 1 for interrupt
49
       Init_ADCb();
50
51
       EALLOW;
52
       CpuSysRegs.PCLKCRO.bit.TBCLKSYNC = 1; // enable synchronize ePWM
53
       //CpuSysRegs.PCLKCR0.bit.CPUTIMER0 = 1; // start cpu timer
54
       EDIS:
55
56
           // Get ADC bias values for differential voltage
57
           // and current sensor measurements
58
       ADC_bias();
59
60
           // Initialize global variables. Includes some ADC conversion
61
           // calculations so must be called after
62
        Init_global_variables(); ADC_bias().
63
64
65
   // Step 5. User specific code, enable interrupts:
66
67
   // Enable global Interrupts and higher priority real-time debug events:
68
       EINT; // Enable Global interrupt INTM
69
              // Enable Global realtime interrupt DBGM
       ERTM;
70
71
72
   // Step 6. IDLE loop. Just sit and loop forever (optional):
73
74
75
76
   // Interrupt
   __interrupt void ADCInterrupt(void)
77
   {
78
79
   //GpioDataRegs.GPADAT.bit.GPI014 = 1;
80
   //ADC_calc();
81
82
```

```
// for each state (number of levels) calculate the effective duty cycle,
83
        // and the switching frequency/period need for ZVS
84
        // based on duty cycle region
85
   if (state == 4){
86
   //N_minus1 = state - 1;
87
   N_{minus1} = 3;
88
80
   if (main_duty <= L4region1){</pre>
90
   deff = main_duty*N_minus1;
91
92
   // 1000 in denominator to make f_ZVS in kHz
93
   f_ZVS = ((L4region1 - main_duty)*Vin*deff)/
94
                                  (1000*2*L*N_minus1*(Iout - Izvs));
95
96
   // T_const = 1000*2*L, 1000 to make kHz
97
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
98
                                  ((L4region1 - main_duty)*Vin*deff);
99
   }
100
   else if (main_duty > L4region1 && main_duty <= L4region2){</pre>
101
   deff = (main_duty - L4region1)*N_minus1;
102
103
   // 1000 in denominator to make f_ZVS in kHz
104
   f_ZVS = ((L4region2 - main_duty)*Vin*deff)/
105
                                      (1000*2*L*N_minus1*(Iout - Izvs));
106
107
   // T_const = 1000*2*L, 1000 to make kHz
108
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
109
                                  ((L4region2 - main_duty)*Vin*deff);
110
111 }
   else if (main_duty > L4region2){
112
   deff = (main_duty - L4region2)*N_minus1;
113
114
   // 1000 in denominator to make f_ZVS in kHz
115
   f_ZVS = ((L4region3 - main_duty)*Vin*deff)/
116
                                  (1000*2*L*N_minus1*(Iout - Izvs));
117
118
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
                                  ((L4region3 - main_duty)*Vin*deff);
119
   }
120
121
122 }
   else {
123
124
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
```

```
125 N_{minus1} = state - 1;
   if (main_duty <= L5region1){</pre>
126
127 deff = main_duty*N_minus1;
128
   // 1000 in denominator to make f_ZVS in kHz
129
   f_ZVS = ((L5region1 - main_duty)*Vin*deff)/
130
                                  (1000*2*L*N_minus1*(Iout - Izvs));
131
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
132
                                  ((L5region1 - main_duty)*Vin*deff);
133
134
   }
   else if (main_duty > L5region1 && main_duty <= L5region2){</pre>
135
   deff = (main_duty - L5region1)*N_minus1;
136
137
   // 1000 in denominator to make f_ZVS in kHz
138
   f_ZVS = ((L5region2 - main_duty)*Vin*deff)/
139
                                  (1000*2*L*N_minus1*(Iout - Izvs));
140
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
141
                                      ((L5region2 - main_duty)*Vin*deff);
142
   }
143
   else if (main_duty > L5region2 && main_duty <= L5region3){</pre>
144
   deff = (main_duty - L5region2)*N_minus1;
145
146
147
   // 1000 in denominator to make f_ZVS in kHz
   f_ZVS = ((L5region3 - main_duty)*Vin*deff)/
148
                                  (1000*2*L*N_minus1*(Iout - Izvs));
149
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
150
                                  ((L5region3 - main_duty)*Vin*deff);
151
152 }
   else if (main_duty > L5region3){
153
   deff = (main_duty - L5region3)*N_minus1;
154
155
   // 1000 in denominator to make f_ZVS in kHz
156
   f_ZVS = ((L5region4 - main_duty)*Vin*deff)/
157
                                  (1000*2*L*N_minus1*(Iout - Izvs));
158
   //T_ZVS = (T_const*N_minus1*(Iout - Izvs))/
159
160
                                  ((L5region4 - main_duty)*Vin*deff);
161 }
162
   }
163
164
        // select switching frequency based on calculations checked
165
        // against limits
166
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
   TRANSITIONING WITH ACTIVE BALANCING
                                                                               116
167 if (f_ZVS < f_lim){
  // f_ZVS = flim;
168
   periodZVS = sysclk/f_lim;
169
170
171 }
172 else if (f_ZVS > f_high){
173 periodZVS = sysclk/f_high;
174 }
175 else{
176 periodZVS = sysclk/f_ZVS;
177 //periodZVS = sysclk*T_ZVS;
178 }
179
  AdcbRegs.ADCINTFLGCLR.bit.ADCINT2 = 1; //clear INT2 flag on ADCB
180
181 PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; // Acknowledge read of PIE Group 10
  //GpioDataRegs.GPADAT.bit.GPI014 = 0;
182
183
  }
184
   // current sense, ADC calaculations
185
  void ADC_calc(void)
186
  {
187
188
189 // Read measured voltages from ADC results registers and
190 // subtract off zero bias.
191 // Get ADC result and subtract off initial bias
  Iout_count = AdcbResultRegs.ADCRESULT0 - Iout_bias_count;
192
193
  // Compute moving averages of measured voltages.
194
   // Done in units of "counts" (int16)
195
   // Compute a moving average (LPF) of measured Iout (in counts)
196
197
  // Iout_sum = Iout_sum + newest value - oldest value
198
   Iout_sum = Iout_sum + Iout_count - Iout_sample_array[Iout_pointer];
199
200
   // replace the oldest value with the newest value
201
   Iout_sample_array[Iout_pointer] = Iout_count;
202
203
  // Divide the moving sum by the size of the moving
204
205 // average filter to compute the average value
  Iout_avg = Iout_sum*mov_avg_size_div;
206
   Iout_pointer++; //increment pointer by 1
207
208
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
209 // Reset the pointer to zero if it exceeds Iout array size
210 if (Iout_pointer == mov_avg_size) Iout_pointer = 0;
```

211

 $_{\rm 212}$ // Scale Iout from counts to full amps.

 $_{\rm 213}$ // Go from ADC counts to amps (full). Conversion derived analytically.

214 Iout = Iout_count*Iout_adc_count_to_fullamp_ratio;

215

216 }

217

Initialization Header File

```
/*
1
2
    * initialize.h
    */
3
4
  #ifndef ZVS_FCML_28377D_INITIALIZE_H_
5
  #define ZVS_FCML_28377D_INITIALIZE_H_
6
7
                                  // Device Headerfile and Examples Include File
  #include "F28x_Project.h"
8
9
10 void Clear_interrupts(void);
11 void Init_phase_shifted_pwm(void);
12 void InitEPwm_1(void);
13 void InitEPwm_2(void);
14 void InitEPwm_3(void);
15 void InitEPwm_4(void);
16 void InitEPwm_5(void);
17 void InitEPwm_6(void);
18 void InitEPwm_7(void);
19
  void Init_cputimer(void);
20
  void Init_global_variables(void);
21
22
23
  // Initialize the necessary interrupts (without enabling)
24
  void Init_interrupts(void);
25
26
27
  void Init_ADCb(void);
28
  void ADC_bias(void);
29
  void ADC_conversion_wait(void);
30
31
  void ADC_calc(void);
32
33
   #endif /* BUFFER_V5_INITIALIZE_H_ */
34
35
36
```

Initialization Function File

```
/*
1
    * initialize.c
2
    */
3
4
5 #include "F28x_Project.h"
                                  // Device Headerfile and Examples Include File
 #include "initialize.h"
6
7 #include "global_variables.h"
8
  // Initialize all global variables to their nonzero values.
9
10 void Init_global_variables()
  {
11
12
  // Declare and define local variables for adc conversion from
13
  // full voltage to counts (and vice versa)
14
15
  // Full adc range in counts (w/ bias)
16
  float Iout_adc_range_count = (4096 - Iout_bias_count);
17
18
  // Inverse of full adc range in counts (w/ bias)
19
  float Iout_adc_range_count_div = 1/Iout_adc_range_count;
20
21
 // Full adc range in volts (full voltage)
22
23 float Iout_adc_range_fullamp = (Iout_ADC_Max_Amp - Iout_ADC_Min_Amp);
24
  // Inverse of full adc range in volts (full voltage)
25
  float Iout_adc_range_fullamp_div = 1/Iout_adc_range_fullamp;
26
27
  // Define global adc conversion ratios for adc conversion from
28
  // full voltage to counts (and vice versa)
29
30
  // Full volt to count adc conversion. Count = Volt*Ratio.
31
  Iout_adc_fullamp_to_count_ratio =
32
                            Iout_adc_range_count*Iout_adc_range_fullamp_div;
33
34
  // Full volt to count adc conversion. Volt = Count*Ratio.
35
   Iout_adc_count_to_fullamp_ratio =
36
                            Iout_adc_range_count_div*Iout_adc_range_fullamp;
37
38
39
  mov_avg_size_div = 1/mov_avg_size; // Inverse of mov_avg_size.
40
```

```
41
   }
42
43
  void Init_phase_shifted_pwm()
44
   {
45
  feff = (N-1)*fs;
46
47
  // enable PWM1, PWM2, PWM3, PWM4, PWM5, PWM6 PWM7
48
  CpuSysRegs.PCLKCR2.bit.EPWM1=1;
49
  CpuSysRegs.PCLKCR2.bit.EPWM2=1;
50
51 CpuSysRegs.PCLKCR2.bit.EPWM3=1;
52 CpuSysRegs.PCLKCR2.bit.EPWM4=1;
53 CpuSysRegs.PCLKCR2.bit.EPWM5=1;
  CpuSysRegs.PCLKCR2.bit.EPWM6=1;
54
   // CpuSysRegs.PCLKCR2.bit.EPWM7=1;
55
56
  // Initialize GPIO pins for ePWM1, ePWM2, ePWM3, ePWM4, ePWM5
57
  // These functions are in the F28M36x_EPwm.c file
58
59 InitEPwm1Gpio();
60 InitEPwm2Gpio();
61 InitEPwm3Gpio();
62 InitEPwm4Gpio();
63 InitEPwm5Gpio();
  //InitEPwm6Gpio();
64
65
  // output pin for debug
66
   GpioCtrlRegs.GPADIR.bit.GPI014 = 1;
67
   GPI0_SetupPinOptions(14, GPI0_OUTPUT, GPI0_PUSHPULL);
68
   GpioDataRegs.GPADAT.bit.GPI014 = 0; // set low for 5 L case
69
70
       // output pin for debug
71
   GpioCtrlRegs.GPADIR.bit.GPI010 = 1;
72
   GPIO_SetupPinOptions(10, GPIO_OUTPUT, GPIO_PUSHPULL);
73
   GpioDataRegs.GPADAT.bit.GPI010 = 0; //
74
75
76
   period = sysclk/fs;
                           // ePWM timer period
77
78 T_const = 1000*2*L;
79 D_ePWM2 = main_duty;
80 D_ePWM3 = main_duty;
81 D_ePWM4 = main_duty;
82 D_ePWM5 = main_duty;
```

```
83
   // Phase shift for each ePWM
84
   phase = 360/(N-1);
85
  // Effective periods
86
87 //
         Tx = 1/3;
   11
          T1 = 1/3;
88
89 //
          T2 = 1/3;
  11
          T4 = 1/3;
90
91 // 5 level
92 ps2_float = (phase*3.0/360.0);
93 ps3_float = (phase*2.0/360.0);
94 ps4_float = (phase*1.0/360.0);
  ps5_float = 0;
95
96
  /*// 4 level
97
98 ps2_float = 0;
99 ps3_float = (phase*1.0/360.0);
100 ps4_float = (phase*1.0/360.0);
101 ps5_float = (phase*2.0/360.0);
102
   */
103
   ps2=period*ps2_float;
104
   ps3=period*ps3_float;
105
  ps4=period*ps4_float;
106
   ps5=period*ps5_float;
107
108
109 // Initialize each ePWM
110 InitEPwm_1();
111 InitEPwm_2();
112 InitEPwm_3();
113 InitEPwm_4();
114 InitEPwm_5();
115 InitEPwm_6();
116
117 }
118
  void InitEPwm_1()
119
   {
120
121
   EPwm1Regs.TBPRD = period;
122
   EPwm1Regs.TBCTR = 0x0000;
123
124
```

```
// Set timer period
// Clear counter
```

APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL TRANSITIONING WITH ACTIVE BALANCING 122 // Setup TBCLK 125 EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; // Count up 126 127 // Disable phase loading for the first ePWM, this becomes the master ePWM 128 EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE; 129 130 EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to SYSCLKOUT 131 132 // Same frequency as main clock 133 EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1; 134 135 // send sync output signal when counter is zero 136 EPwm1Regs.TBCTL.bit.SYNCOSEL = TB_CTR_ZERO; 137 EPwm1Regs.TBCTL.bit.PRDLD = TB_SHADOW; // load period from shadow register 138 //EPwm1Regs.TBCTL.bit.PRDLD = TB_IMMEDIATE; 139 140 // Setup compare 141 EPwm1Regs.CMPA.bit.CMPA = period*.05; // initial 50% duty ratio 142 143 // load compare value from shadow registor at CTR=ZERO 144 EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO; 145 146 147 // configure pwm as a slave (for syncing) (Note: the default is slave) EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; 148 //EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_IMMEDIATE; 149 150 151 // Set actions EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR; // Set PWM3A on Zero 152 EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET; 153 154 // Active high complementary PWMs and Setup the deadband 155 156 EPwm1Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE; 157 EPwm1Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC; 158 EPwm1Regs.DBCTL.bit.IN_MODE = DBA_ALL; 159 EPwm1Regs.DBRED = 4; 160 EPwm1Regs.DBFED = 4;161 162 //setup for ADC conversions 163 EPwm1Regs.ETSEL.bit.SOCAEN = 1; // Disable SOC on A group 164 EPwm1Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO; // Select SOC on up-count EPwm1Regs.ETPS.bit.SOCAPRD = 1; // Generate pulse on 1st event 165 166

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
   TRANSITIONING WITH ACTIVE BALANCING
                                                                                123
   EPwm1Regs.ETSEL.bit.INTEN = 1; // Enable ePWM interrupt
167
168
   //enable event time-base counter equal to zero
169
   EPwm1Regs.ETSEL.bit.INTSEL = ET_CTR_ZERO;
170
171
   EPwm1Regs.ETPS.bit.INTPSSEL = 0;
172
  EPwm1Regs.ETPS.bit.INTCNT = 0;
173
  EPwm1Regs.ETPS.bit.INTPRD = ET_1ST;
174
175
  EPwm1Regs.ETCLR.bit.INT = 1; //clear interrupt flag intially
   }
176
177
   void InitEPwm_2()
178
   {
179
180
                                                       // Set timer period
   EPwm2Regs.TBPRD = period;
181
   EPwm2Regs.TBPHS.bit.TBPHS = ps2;
                                                // Phase is 0
182
   EPwm2Regs.TBCTR = 0x0000;
                                                    // Clear counter
183
184
   // Setup TBCLK
185
186 EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; // Count up
187 EPwm2Regs.TBCTL.bit.PHSEN = TB_ENABLE; // Enable phase loading
188 EPwm2Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to SYSCLKOUT
   EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1; // Same frequency as main clock
189
  EPwm2Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN; // pass sync in to sync out
190
   EPwm2Regs.TBCTL.bit.PRDLD = TB_SHADOW; // load period from shadow register
191
192
   // load period from shadow register at SYNC event
193
   EPwm2Regs.TBCTL2.bit.PRDLDSYNC = TB_PRD_SYNC;
194
195
   // Setup compare
196
   EPwm2Regs.CMPA.bit.CMPA = period*main_duty; // initial 50% duty ratio
197
198
   // load from shadow register at CTR=ZERO
199
   //EPwm2Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
200
201
   // configure pwm as a slave (for syncing) (Note: the default is slave)
202
   EPwm2Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
203
204
   // load from shadow register at SYNC event
205
   EPwm2Regs.CMPCTL.bit.LOADASYNC = CC_SYNC;
206
207
  // Set actions
208
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
    TRANSITIONING WITH ACTIVE BALANCING
   EPwm2Regs.AQCTLA.bit.CAU = AQ_CLEAR; // Set PWM3A on Zero
209
   EPwm2Regs.AQCTLA.bit.ZRO = AQ_SET;
210
211
212
  // Active high complementary PWMs - Setup the deadband
213
   EPwm2Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
214
215 EPwm2Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
216 EPwm2Regs.DBCTL.bit.IN_MODE = DBA_ALL;
217 EPwm2Regs.DBRED = deadtime_r;
   EPwm2Regs.DBFED = deadtime_f;
218
219
   }
220
221
   void InitEPwm_3()
222
   {
223
        ... // same as InitEPwm_2()
224
        // but with EPwm3Regs.TBPHS.bit.TBPHS = ps3;
225
   }
226
227
   void InitEPwm_4()
228
   {
229
        ... // same as InitEPwm_2()
230
   // but with EPwm4Regs.TBPHS.bit.TBPHS = ps4;
231
  }
232
  void InitEPwm_5()
233
   {
234
   ... // same as InitEPwm_2()
235
   // but withEPwm5Regs.TBPHS.bit.TBPHS = ps5;
236
237
   }
238
  void InitEPwm_6()
239
   {
240
        ... // same as InitEPwm_2()
241
   // but withEPwm6Regs.TBPHS.bit.TBPHS = ps5;
242
   }
243
244
  void Init_interrupts()
245
   {
246
   // Step 1: Disable interrupts globally
247
248
  // Disable CPU interrupts
249
250 DINT;
```

```
251
   // Initialize the PIE control registers to their default state.
252
  // The default state is all PIE interrupts disabled and flags
253
254 // are cleared.
255 InitPieCtrl();
256
257 // Disable CPU interrupts and clear all CPU interrupt flags:
258 EALLOW;
259 IER = 0 \times 0000;
260 \text{ IFR} = 0 \times 0000;
261 EDIS;
262
   // Step 2: Enable the PIE by setting the ENPIE bit of the PIECTRL register.
263
264
   InitPieVectTable();
265
266
   // Enable the PIE
267
   PieCtrlRegs.PIECTRL.bit.ENPIE = 1;
268
269
   // Step 3: Write the ISR vector for each interrupt to the appropriate
270
   // location in the PIE vector table, which can be found in Table 2-2.
271
272
273
   EALLOW; // This is needed to write to EALLOW protected registers
274
        // ISR function address for ADCB interrupt #1
275
        // PieVectTable.ADCB1_INT = &ADC_interrupt1;
276
277
        //ISR function address for ADCC interrupt #1
278
        // PieVectTable.ADCC1_INT = &ADC_interrupt2;
279
280
   // Step 4: Set the appropriate PIEIERx bit for each interrupt.
281
   // The PIE group and channel assignments can be found in Table 2-2.
282
   // Map ISR functions
283
284
      //PieVectTable.TIMERO_INT = &cpu_timerO_isr;
285
286
        // ISR function address for ADCB interrupt #2
287
   PieVectTable.ADCB2_INT = &ADCInterrupt;
288
289
   // ISR function address for ePWM2 interrupt
290
291 PieVectTable.EPWM1_INT = &ePWMInterrupt;
292
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
   TRANSITIONING WITH ACTIVE BALANCING
   EDIS; // This is needed to disable write to EALLOW protected registers
293
294
   // Step 5: Set the CPU IER bit for any
295
   // PIE group containing enabled interrupts.
296
   // Enable PIE interrupt (see Table 2.2 of Technical Reference Manual)
297
298
   // Enable TINTO in the PIE: Group 1 interrupt 7
299
   PieCtrlRegs.PIEIER1.bit.INTx7 = 1;
300
301
   // Enable EPWM INTn in the PIE: Group 3 interrupt 1
302
   PieCtrlRegs.PIEIER3.bit.INTx1 = 1;
303
304
   // Enable ADCB2 INTn in the PIE: Group 10 interrupt 10.6
305
   PieCtrlRegs.PIEIER10.bit.INTx6 = 1;
306
307
  // Set the CPU IER bit for any PIE
308
309 // group containing enabled interrupts.,
310 IER |= M_INT1; //Enable group 1 interrupts
311 IER |= M_INT3; //Enable group 3 interrupts
312 IER |= M_INT10; //Enable group 10 interrupts
  EDIS;
313
314
   // Step 6: Enable the interrupt in the peripheral.
315
316
   // This step is completed in main.c
317
318
   }
319
320
321 void Init_ADCb(void)
322 {
323 EALLOW;
324 //write configurations
   AdcbRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
325
   AdcbRegs.ADCCTL2.bit.RESOLUTION = ADC_RESOLUTION_12BIT;
326
   AdcbRegs.ADCCTL2.bit.SIGNALMODE = ADC_SIGNALMODE_SINGLE;
327
328
       //AdcSetMode(ADC_ADCB, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
   //Set pulse positions to late (at the end of conversion)
329
   AdcbRegs.ADCCTL1.bit.INTPULSEPOS = 1;
330
   //power up the ADC
331
   AdcbRegs.ADCCTL1.bit.ADCPWDNZ = 1;
332
333
   //SOCO measure Iout on pin B2
334
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
```

```
335
   //SOCO will convert channel 2 of ADCB (pin B2)
336
   AdcbRegs.ADCSOCOCTL.bit.CHSEL = 2;
337
338
   //sample window (# of SYSCLK, needs to corresponds to at least 75ns)
339
   AdcbRegs.ADCSOCOCTL.bit.ACQPS = 50;
340
341
   //trigger on CPU1 timer 0, see page 1467
342
   AdcbRegs.ADCSOCOCTL.bit.TRIGSEL = 1;
343
344
   // Enable interrupt for SOCO of ADCB (in this case, B3 = SOCO)
345
346
   //end of SOCO (i.e. EOCO) will set INT2 flag
347
   AdcbRegs.ADCINTSEL1N2.bit.INT2SEL = 0;
348
   AdcbRegs.ADCINTSEL1N2.bit.INT2E = 1; //enable INT2 flag
349
350
   //No further ADCINT2 pulses are generated until
351
   // ADCINT2 flag is cleared by user
352
   AdcbRegs.ADCINTSEL1N2.bit.INT2CONT = 0;
353
354
   AdcbRegs.ADCINTFLGCLR.bit.ADCINT2 = 1; //make sure INT2 flag is cleared
355
356
357
   EDIS;
358
   }
359
360
361
   // This function calculates the bias on all ADC inputs
362
   // (especially desirable for differential voltage and current sensors)
363
   // and stores as a global variable for later use
364
   void ADC_bias(void)
365
   {
366
367
   // The first ADC reading might not be accurate,
368
   // so do a dummy read and throw away this value
369
370
   ADC_conversion_wait();
371
372
   // Wait for the ADC conversion to finish
373
   dummy_read = AdcbResultRegs.ADCRESULTO; // (ADCB SOCO)
374
375
   AdcbRegs.ADCINTFLGCLR.bit.ADCINT2 = 1; //clear INT2 flag on ADCB
376
```

```
377
378 // wait.....
379 // make sure wait for 1s at least for all the external circuit
380 // to power on !!!!!
381 // 1s is the measured delay from power on to current sensing
382 // amp has valid signal
383 // otherwise the bias measurement might have unexpected error
384 DELAY_US(700000);
385
   Uint32 Iout_bias_count_sum = 0;
386
387
   // measure bias voltage of current sensing amplifier
388
   Uint16 adc_read_count = 0;
389
390
   // Number of bits to average for ADC measurement (9 bits = 512 counts)
391
   Uint16 adc_read_count_num_bits = 9;
392
393
   for (adc_read_count=0;
394
        adc_read_count<(1<<adc_read_count_num_bits);</pre>
395
        adc_read_count++)
396
   {
397
398
   ADC_conversion_wait(); // Wait for the ADC conversion to finish
399
400
   // read result from ADCB SOCO
401
   Iout_bias_count_sum += AdcbResultRegs.ADCRESULTO;
402
403
   AdcbRegs.ADCINTFLGCLR.bit.ADCINT2 = 1; //clear INT2 flag on ADCB
404
   }
405
   Iout_bias_count = Iout_bias_count_sum>>adc_read_count_num_bits;
406
407
   }
408
409
410 // This function waits until all enabled ADC conversions are finished.
411 // Note: call this function only after ADC triggering is enabled but
412 // before interrupts are enabled
413 void ADC_conversion_wait(void)
414 {
415 // Make sure all ADC conversions are finished (check interrupt flag)
416 while (AdcbRegs.ADCINTFLG.bit.ADCINT2 != 1);
417
418 }
```

FCML ZVS Header File

```
1 /*
    * ZVS_FCML.h
2
    */
3
4
5 #ifndef FCMC_H_
  #define FCMC_H_
6
7
8 #ifdef __cplusplus
   extern "C" {
9
  #endif
10
11
12
13
14
   /* Function prototypes */
15
16
  void Init_cputimer_sin_TMU(void);
17
  void Init_phase_shifted_pwm(void);
18
19
20 void InitEPwm_1(void);
21 void InitEPwm_2(void);
22 void InitEPwm_3(void);
23 void InitEPwm_4(void);
24 void InitEPwm_5(void);
25 void InitEPwm_6(void);
26 void InitEPwm_7(void);
27
28 //state functions
29 void Level5(void);
30 void PreAB54(void);
31 void AB54(void);
32 void PostAB54(void);
33 void Level4(void);
34 void PreAB45(void);
35 void AB45(void);
  void PostAB45(void);
36
37
38
  #endif /* FCMC_H_ */
39
```

FCML ZVS Function

```
1 /*
2
   * ZVS_FCML.c
    */
3
4
5
6
7 #include "F28x_Project.h" // Device Headerfile and Examples Include File
8 #include "ZVS_FCML.h"
9 #include "initialize.h"
10 #include "global_variables.h"
11
12
13
  //__interrupt void cpu_timer0_isr(void)
14
  __interrupt void ePWMInterrupt(void)
15
  {
16
17
  EPwm5Regs.CMPA.bit.CMPA = D_ePWM5; // set duty cycle ePWM 5
18
                                       // set here bc of mcu timing issue
19
20
21 if(i < 200000){</pre>
22 i++;
23 }
24 //
25 else if (i == 200000){ //after some time change levels
26 if(state == 5){ // if 5 levels
27 GpioDataRegs.GPADAT.bit.GPI014 = 1;
28
29 state = 4; // change to preAB state
30 i = 1; // reset count
31 index = 1; // reset AB count
32 }
33 else if(state == 4){ // if 4 levels
34 GpioDataRegs.GPADAT.bit.GPI014 = 0;
35
36 state = 4; // AB to 5 levels
37 i = 1; // reset count
38 index = 1; // reset AB count
39 }
40 else
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
```

```
41 state = 5;
  }
42
43 else
  i = 1;
44
45
       // this is base period, updates when change fs in debug terminal
46
   periodbase = (sysclk/fs);
47
48
  if(state == 4){
49
50 N = 4;
51 phase = 360/(N-1);
  period4 = pfactor*periodbase;
52
  // period = period4;
53
54
  // period = periodZVS;
55
56 period = sysclk/f_set;
57 periodp = period;
58 freq = sysclk/period;
59 Level4();
60
  if(index == 1){ // Adjusted Active Balancing on 4-levels
61
  index++;
62
63
   pshift = ps2 - ps3;
64
  PreAB54();
65
   pshift = pshift - ps2 + ps3;
66
67
   //pshift = 0;
68
69
   period = period4 + pshift + shiftx;
70
71
72
   }
73
74
  else if(index > 1 && index <= abcount){ // Active Balancing on 4-levels</pre>
75
76 index++;
   AB54();
77
78
79
   }
80
81 // Adjusted Active Balancing on 4-levels before 4level operation
82 else if(index == abcount+1){
```

```
83 index++;
   pshift = ps2 - ps3;
84
85
86 PostAB54();
   pshift = ps2 - ps3 - pshift;
87
   //pshift = 0;
88
89
90 period = period4 - pshift;
91 }
92 else if (index > abcount+1){
93 index++;
94 Level4();
   pshift = ps2;
95
96
   }
97
98
99
   }
100
101 else if(state == 5){
102 N = 5;
103 phase = 360/(N-1);
104 period5 = periodbase;
105 period4 = pfactor*period5;
  //period = period5;
106
107
108
109 //period = periodZVS;
110 period = sysclk/f_set;
111 freq = sysclk/period;
112 Level5();
113
         if(index == 1){ // Adjusted Active Balancing on 4-levels
114
   index++;
115
116
   pshift = ps2 - ps3;
117
118
119 PreAB45();
120 pshift = ps2 - ps3 - pshift;
121 period = period4 - pshift;
122
123
   }
124
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
    TRANSITIONING WITH ACTIVE BALANCING
125 else if(index > 1 && index <= abcount){ // Active Balancing on 4-levels</pre>
126 index++;
127 AB45();
   period1 = period;
128
129
   }
130
131 else if(index == abcount+1){ // Active Balancing on 4-levels
132 index++;
133
  pshift = ps2 - ps3;
134
   period = period4 + (periodbase*(0.75) - ps2);
135
136
   PostAB45();
137
   pshift = pshift - (ps2 - ps3);
138
139
  }
140
141
142 else if (index > abcount+1){
143 index++;
144 period = periodbase;
   Level5();
145
146
147
   }
148
   }
149
150
        // update ePWM registers
151
   EPwm5Regs.TBPRD = period;
152
   EPwm4Regs.TBPRD = period;
153
   EPwm3Regs.TBPRD = period;
154
   EPwm2Regs.TBPRD = period;
155
   EPwm1Regs.TBPRD = period;
156
157
    GpioDataRegs.GPADAT.bit.GPI010 = 1;
158
        EPwm5Regs.TBPHS.bit.TBPHS = ps5;
159
160
        EPwm4Regs.TBPHS.bit.TBPHS = ps4;
        EPwm3Regs.TBPHS.bit.TBPHS = ps3;
161
    EPwm2Regs.TBPHS.bit.TBPHS = ps2;
162
    GpioDataRegs.GPADAT.bit.GPI010 = 0;
163
164
   EPwm4Regs.CMPA.bit.CMPA = D_ePWM4;
165
   EPwm3Regs.CMPA.bit.CMPA = D_ePWM3;
166
```

```
EPwm2Regs.CMPA.bit.CMPA = D_ePWM2;
167
168
169
   EPwm5Regs.DBRED = deadtime_r;
170
   EPwm5Regs.DBFED = deadtime_f;
171
172 EPwm4Regs.DBRED = deadtime_r;
173 EPwm4Regs.DBFED = deadtime_f;
174 EPwm3Regs.DBRED = deadtime_r;
175 EPwm3Regs.DBFED = deadtime_f;
   EPwm2Regs.DBRED = deadtime_r;
176
   EPwm2Regs.DBFED = deadtime_f;
177
178
179
180
181
182
    // Clear interrupt flag
183
        EPwm1Regs.ETCLR.bit.INT = 1;
184
        PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;
185
186
   }
187
188
```

State Logic Functions

```
/*
1
    * state_logic.c
2
    */
3
4
5 #include "F28x_Project.h" // Device Headerfile and Examples Include File
6 #include "initialize.h"
7 #include "global_variables.h"
  #include "ZVS_FCML.h"
8
g
  void Level5(){
10
11
       // set ePWM registers
12
  ps2_float = (phase*0.00833333); // 0.0083333=3.0/360.0
13
   ps3_float = (phase*0.00555555); // 0.0055=2.0/360.0
14
     ps4_float = (phase*0.00277777); // 0.0027=1.0/360.0
15
  ps5_float = 0;
16
17
  ps2=period*ps2_float;
18
  ps3=period*ps3_float;
19
 ps4=period*ps4_float;
20
  ps5=period*ps5_float;
21
22
23 D_ePWM2 = (int32) period*main_duty;
24 D_ePWM3 = (int32) period*main_duty;
25 D_ePWM4 = (int32) period*main_duty;
 D_ePWM5 = (int32) period*main_duty;
26
  }
27
28
  void PreAB54(){
29
30
   periodp = pfactor*periodbase;
31
32
       // T2 (period corresponding to pulse of EPWM3/4) adjusted from nominal
33
       /\!/ value by a factor, abfactor, which is calculated above based on
34
       // load current
35
  T2 = abfactor54*Tx;
36
37
  // T1 (period corresponding to pulse of EPWM5) adjusted from nominal value
38
  T1 = (1-T2)/2;
39
40
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
   TRANSITIONING WITH ACTIVE BALANCING
                                                                               137
  // T4 (period corresponding to pulse of EPWM2) adjusted from nominal value
41
   T4 = T1;
42
43
       // d2 (duty corresponding to pulse of EPWM3/4) adjusted from nominal
44
       // value based on new adjusted period
45
   d2 = T2*deff;
46
47
  //d1 (duty corresponding to pulse of EPWM5) adjusted from nominal value
48
   // based on new adjusted period
49
   d1 = T1*deff;
50
51
  //d4 (duty corresponding to pulse of EPWM2) adjusted from nominal value
52
  // based on new adjusted period
53
  d4 = d1;
54
55
       // set ePWM registers
56
  ps5_float = 0;
57
   ps4_float = T2;
58
  ps3_float = ps4_float;
59
  ps2_float = T2+T4;
60
61
  ps2=periodp*ps2_float;
62
63
  ps3=periodp*ps3_float;
64 ps4=periodp*ps4_float;
   ps5=periodp*ps5_float;
65
66
67
  D_ePWM2 = periodp*d4;
68
  D_ePWM3 = periodp*d2;
69
70 D_ePWM4 = periodp*d2;
71 D_ePWM5 = periodp*d1;
  }
72
  void AB54(){
73
   period = period4;
74
75
76
       // T2 (period corresponding to pulse of EPWM3/4) adjusted from nominal
       // value by a factor, abfactor, which is calculated above based on
77
       // load current
78
   T2 = abfactor54*Tx;
79
80
  // T1 (period corresponding to pulse of EPWM5) adjusted from nominal value
81
T1 = (1-T2)/2;
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
```

```
83
   // T4 (period corresponding to pulse of EPWM2) adjusted from nominal value
84
   T4 = T1;
85
86
        // d2 (duty corresponding to pulse of EPWM3/4) adjusted from nominal
87
        // value based on new adjusted period
88
   d2 = T2*deff;
89
90
   // d1 (duty corresponding to pulse of EPWM5) adjusted from nominal value
91
   // based on new adjusted period
92
   d1 = T1*deff;
93
94
   // d4 (duty corresponding to pulse of EPWM2) adjusted from nominal value
95
   // based on new adjusted period
96
97 d4 = d1;
98
        // set ePWM registers
99
   ps5_float = 0;
100
   ps4_float = T2;
101
   ps3_float = ps4_float;
102
   ps2_float = T2+T4;
103
104
105
   ps2=period*ps2_float;
106 ps3=period*ps3_float;
   ps4=period*ps4_float;
107
   ps5=period*ps5_float;
108
109
110 D_ePWM2 = period*d4;
111 D_ePWM3 = period*d2;
112 D_ePWM4 = period*d2;
113 D_ePWM5 = period*d1;
114 }
   void PostAB54(){
115
116
   periodp = period4;
117
118
        // set ePWM registers
119
   ps2_float = (phase*0.00555555); // 0.0055=2.0/360.0
120
   ps3_float = (phase*0.00277777); // 0.0027=1.0/360.0
121
      ps4_float = (phase*0.00277777); // 0.0027=1.0/360.0
122
   ps5_float = 0;
123
124
```

```
125 ps2=periodp*ps2_float;
126 ps3=periodp*ps3_float;
   ps4=periodp*ps4_float;
127
   ps5=periodp*ps5_float;
128
129
130 D_ePWM2 = periodp*main_duty;
131 D_ePWM3 = periodp*main_duty;
132 D_ePWM4 = periodp*main_duty;
133 D_ePWM5 = periodp*main_duty;
   }
134
135
   void Level4(){
136
137
        // set ePWM registers
138
    ps2_float = (phase*0.00555555); // 0.0055=2.0/360.0
139
   ps3_float = (phase*0.00277777); // 0.0027=1.0/360.0
140
      ps4_float = (phase*0.00277777); // 0.0027=1.0/360.0
141
   ps5_float = 0;
142
143
  ps2=periodp*ps2_float;
144
   ps3=periodp*ps3_float;
145
   ps4=periodp*ps4_float;
146
147
   ps5=periodp*ps5_float;
148
149 D_ePWM2 = (int32) period*main_duty;
150 D_ePWM3 = (int32) period*main_duty;
151 D_ePWM4 = (int32) period*main_duty;
152 D_ePWM5 = (int32) period*main_duty;
153 }
   void PreAB45(){
154
155
   periodp = period4;
156
157
        // T2 (period corresponding to pulse of EPWM3/4) adjusted from nominal
158
        // value by a factor, abfactor, which is calculated above based on
159
        // load current
160
   T2 = abfactor 45 * Tx:
161
162
   // T1 (period corresponding to pulse of EPWM5) adjusted from nominal value
163
   T1 = (1-T2)/2;
164
165
   // T4 (period corresponding to pulse of EPWM2) adjusted
166
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
   TRANSITIONING WITH ACTIVE BALANCING
                                                                                140
  // from nominal value
167
168
   T4 = T1;
169
        // d2 (duty corresponding to pulse of EPWM3/4) adjusted from nominal value
170
        // based on new adjusted period
171
   d2 = T2*deff;
172
173
  // d1 (duty corresponding to pulse of EPWM5) adjusted from nominal value
174
  // based on new adjusted period
175
   d1 = T1*deff;
176
177
  // d4 (duty corresponding to pulse of EPWM2) adjusted from nominal value
178
  // based on new adjusted period
179
   d4 = d1;
180
181
        // set ePWM registers
182
183 ps5_float = 0;
  ps4_float = T2;
184
   ps3_float = ps4_float;
185
  ps2_float = T2+T4;
186
187
  ps2=periodp*ps2_float;
188
   ps3=periodp*ps3_float;
189
  ps4=periodp*ps4_float;
190
   ps5=periodp*ps5_float;
191
192
193 D_ePWM2 = periodp*d4;
194 D_ePWM3 = periodp*d2;
195 D_ePWM4 = periodp*d2;
196 D_ePWM5 = periodp*d1;
  }
197
   void AB45(){
198
199
   period = period4;
200
201
202
        // T2 (period corresponding to pulse of EPWM3/4) adjusted from nominal
        // value by a factor, abfactor, which is calculated above based
203
        // on load current
204
   T2 = abfactor 45 * Tx;
205
206
  // T1 (period corresponding to pulse of EPWM5) adjusted from nominal value
207
208 T1 = (1-T2)/2;
```

```
APPENDIX C. MICROCONTROLLER CODE FOR DYNAMIC LEVEL
TRANSITIONING WITH ACTIVE BALANCING
```

```
209
   //T4 (period corresponding to pulse of EPWM2) adjusted from nominal value
210
   T4 = T1;
211
212
        // d2 (duty corresponding to pulse of EPWM3/4) adjusted from nominal
213
        // value based on new adjusted period
214
   d2 = T2*deff;
215
216
217
  // d1 (duty corresponding to pulse of EPWM5) adjusted from nominal value
  // based on new adjusted period
218
219 d1 = T1*deff;
220
221 //d4 (duty corresponding to pulse of EPWM2) adjusted from nominal value
222 // based on new adjusted period
223 d4 = d1;
224
        // set ePWM registers
225
  ps5_float = 0;
226
   ps4_float = T2;
227
228 ps3_float = ps4_float;
   ps2_float = T2+T4;
229
230
231 ps2=period*ps2_float;
232 ps3=period*ps3_float;
233 ps4=period*ps4_float;
   ps5=period*ps5_float;
234
235
236 D_ePWM2 = period*d4;
237 D_ePWM3 = period*d2;
238 D_ePWM4 = period*d2;
239 D_ePWM5 = period*d1;
240 }
  void PostAB45(){
241
242
   periodp = periodbase;
243
244
        // set ePWM registers
245
   ps2_float = (phase*0.00833333); // 0.0083333=3.0/360.0
246
   ps3_float = (phase*0.00555555); // 0.0055=2.0/360.0
247
     ps4_float = (phase*0.00277777); // 0.0027=1.0/360.0
248
   ps5_float = 0;
249
250
```

```
251 ps2=periodp*ps2_float;
252 ps3=periodp*ps3_float;
253 ps4=periodp*ps4_float;
254 ps5=periodp*ps5_float;
255
256 D_ePWM2 = periodp*main_duty;
257 D_ePWM3 = periodp*main_duty;
258 D_ePWM4 = periodp*main_duty;
259 D_ePWM5 = periodp*main_duty;
260 }
261
262
```