Copyright © 1984, by the author(s). All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

ON A CLASS OF SC RESISTORS AND ITS APPLICATION TO THE SYNTHESIS OF NONLINEAR DRIVING-POINT AND TRANSFER-CHARACTERISTIC PLOTS

شمنه محديده

ſ

7

•

.....

.

by

A. Rodriguez-Vazquez, J. L. Huertas, and L. O. Chua

Memorandum No. UCB/ERL M84/83

5 October 1984

ELECTRONICS RESEARCH LABORATORY

College of Engineering University of California, Berkeley 94720

.

ON A CLASS OF SC RESISTORS AND ITS APPLICATION TO THE SYNTHESIS OF

NONLINEAR DRIVING-POINT AND TRANSFER-CHARACTERISTIC PLOTS

by

e '

A.RODRIGUEZ-VAZQUEZ, J.L.HUERTAS Dto de Electricidad y Electronica, Facultad de Fisica Universidad de Sevilla, Sevilla SPAIN

and

L.O.CHUA Department of Electrical Engineering and Computer Sciences University of California, Berkeley U.S.A.

ON A CLASS OF SC RESISTORS AND ITS APPLICATION TO THE SYNTHESIS OF NONLINEAR DRIVING-POINT AND TRANSFER-CHARACTERISTIC PLOTS

<u>ABSTRACT</u> The use of switched-capacitor components for designing nonlinear networks is discussed in this paper. We first introduce a new type of network component, the BESC-resistor, and consider its application to the design of nonlinear transfer characteristic and driving point plots. Systematic methods for designing piecewise-linear BESC-resistors using switched-capacitors are then given. Finally, experimental results showing the performance of the proposed circuits are included.

Research sponsored in part by the Office of Naval Research under Contract N00014-76-C-0572.

1.INTRODUCTION

Since the mid seventies, linear switched capacitor (SC) networks have been receiving considerable attention because they offer an economical alternative in the design of precision filters and D/A and A/D converters [1,2].Extensive research has been done on the derivation of efficient design methods as well as specific simulation tools.One of the most striking features of SC networks is that they can be fully integrated in MOS technology [3]. This paves the way for implementing large scale integrated (LSI) analog circuits[4].

linear SC circuits has no counterpart in the Interest in nonlinear area. However, in many contexts where the need for a nonlinear transformation appears , the question arises as to whether it is possible or not to design a complete analog sampled data system using SC circuits. For instance, some dynamic systems must be controlled in a nonlinear way and the use of SC methods is precluded because building blocks for a nonlinear transformation are not available. In fact, although a few recent papers have considered the synthesis of nonlinear functions for specific applications [5-8], nevertheless, it must be pointed out that a rational, general method for synthesizing nonlinear characteristics using SC networks has not vet been developed.

We have focused our attention during the last two years [14] on the realization of nonlinear building blocks which can allow the synthesis of any nonlinear transformation required for a given application.Our approach is also intended to develop a method of design which efficiently uses such building blocks.In this paper we will restrict ourselves to the consideration of piecewise-linear characteristics.More general results will be reported elsewhere.

2. SOME PREVIOUS CONSIDERATIONS

For the sake of clarity in what follows we will only use a 2-phase nonoverlaping clock, even though it is not essential for the design method proposed here. We will designate the two clock phases as even and odd as is usual in the current literature [9]. Switches in the networks can be even switches (S^e) when they are closed during the even clock phase. Alternatively, switches can be odd (S^o) when they are closed during the odd clock phase. In addition, switches can be controlled by the output of a comparator. This will be denoted by a subindex (S_j^i) . Thus, a switch named S_j^e means that it may or may not be closed during the even phase, depending on the state of the j-th comparator used in the circuit.

Also, we will assume that the input voltage is sampled and held in synchronization with the internal clock. The sampling of the output variable takes place when hardly any current flows into the circuit and hence all voltages are practically constant. For convenience, we will call each electrical variable "even" if they occur at even instances; that is at n, n+1, n+2 ... and "odd" at instances n+1/2, n+3/2... As it was stated above for switches, we will use "e" and "o" as superscripts for specifying a variable defined in the even or in the odd phase, respectively.

3.ALGEBRAIC BESC-RESISTORS

The basis of the method in this paper is the extension of the equivalence between linear resistors and switched-capacitors, which has been proven to be useful for designing SC filters [2,9]. In

particular, we have paid attention to the analogy existing between a linear resistor and the SC circuit shown in Fig.1.This is only one of the many analogies we can define, but it has been popularized by SC filter designers [9].Strictly speaking, the network in Fig.1.b is a discretized capacitive model [13] of the linear resistor in Fig.1.a. Furthermore, it can be seen from the equations shown in Fig.1 that this discretized model has been derived by applying the Backward Euler numerical integration algorithm.This suggests a new concept, the BESC-resistor (BESC applies for Backward Euler Switched-Capacitor), which is defined as follows.

DEFINITION 1:BESC-resistor. The network element in Fig.2 is said to be a BESC-resistor if it can be characterized by the relation:

$$f(V^{i}, \hat{I}^{i}) = 0 \tag{1}$$

where $f(\cdot, \cdot)$ is algebraic, V^i denotes the port voltage in phase "i", and \hat{I}^i denotes the average of the current flowing through the network element during phase "i".

A BESC-resistor can be either "even"(i=e) or "odd"(i=o). In what follows we will only consider even BESC-resistors. We will say that such a BESC-resistors are voltage-controlled whenever \hat{I}^e can be expressed as an explicit function of V^e, i.e.,

$$\widehat{\mathbf{I}}^{\mathbf{e}} = \mathbf{q}(\mathbf{V}^{\mathbf{e}}) \tag{2}$$

Regarding voltage-controlled BESC-resistors, it will be interesting to consider the following definiton.

DEFINITION 2:Regional BESC-resistor. A voltage-controlled BESC-resistor is said to be regional inside an interval (a,b] if such element can be described by,

$$\hat{I}^{e} = \begin{cases} g(V^{e}) &, \text{ for all } V^{e} \in (a,b] \\ 0 &, \text{ otherwise} \end{cases}$$
(3)

Current-controlled and regional current-controlled BESC-resistors can be defined in a similar way.

Using nonlinear BESC-resistors we can further extend the analogy synthesize nonlinear transfer to order Fig.l in shown in characteristics.Let us consider the continuous network depicted in Fig.3.a, where all the 2-terminal resistors are explicitly shown. Let us assume that the remaining network N contains only interconnection Assume further that the resistor connected across the k-th paths. port is described by

$$i_k = f_k(v_k)$$
, for k=1,2...p (4)

and that the overall circuit realizes the following input-output transformation:

$$\mathbf{v}_{o} = \mathbf{F}(\mathbf{v}_{o}) \tag{5}$$

If the BESC-resistor connected across the j-th port of the circuit in Fig.3.b is characterized by $\hat{I}_k^e = f_k^e(v_k^e)$, then, it should be clear that this circuit implements $V_0^e = F(V_s^e)$, where $F(\cdot)$ is the same functional dependence as in expression (5). Thus, the problem of synthesizing a nonlinear transfer characteristic using SC networks can be reduced to designing arbitrary BESC-resistors.

A word of caution must be said related to BESC-resistors (see [10] for the general case of SC-resistors). They are pseudo-resistive entities because they are capacitors whose memory is periodically

upset. Then, the $\hat{\Gamma}^e$ and V^e coordinates defining the DP plot associated with a BESC-resistor are not the instantaneous current and voltage measured at a physical port. Instead, they are average quantities that describe a symbolic port rather than a physical port. This may look surprising, but as it was clarified in [10], this kind of fictitious port allows the realization of TC plots with the same constraints that are typically used in linear SC filters. Namely:

- Excitation signals are sampled and held until they change in synchronization with the clock waveform.
- 2. Electrical variables in the network are only of interest when no charge is flowing through any branch and all of the voltages are constant.

The problem of synthesizing continuous-time DP plots cannot be realized without resorting to mutators (see again [10] for technical details). Anyhow, the cornerstone is the finding of a systematic method for designing BESC-resistors. In that sense, we will devote the next Section to developing such a method for the realization of an interesting class of BESC-resistors.

4.<u>SYNTHESIS OF MONOTONE PIECEWISE-LINEAR VOLTAGE-CONTROLLED</u> BESC-RESISTORS

For our purposes, in what follows we will only treat voltage-controlled grounded BESC-resistors. Fig.4 shows a typical piecewise-linear(PL) monotone BESC-resistor characteristic. The segments have been labeled consecutively from "0" (leftmost segment) through "N" (righmost segment), and m denotes the slope of the j-th segment. Corresponding to the N+1 segments, the X-axis has been partitioned into N+1 intervals defined by the knee voltages E_j . Then, for the j-th interval the element can be described by the following affine equation:

$$\hat{I}^{e} = m_{j}(V^{e} - E_{j}) + f(E_{j}) , E_{j} < V^{e} < E_{j+1}$$
 (6)

In the context of the synthesis it is interesting to consider two classes of PL monotone BESC-resistors.

DEFINITION 3:Extended concave BESC-resistors. A given PL monotone BESC-resistor is said to be an extended concave BESC-resistor if the following condition is fulfilled:

$$m_{i-1} < m_i < m_{i+1}$$
 , $1 \le j \le N-1$ (7.a)

where

$$m_i > 0$$
, for all j (7.6)

DEFINITION 4:Extended convex BESC-resistors. A PL monotone BESC-resistor is said to be an extended convex BESC-resistor if

$$m_{j-1} > m_{j} > m_{j+1}$$
, $1 \leq j \leq N-1$ (8.a)

where

 $m_j > 0$, for all j (8.b)

<u>REMARK 1</u>. With the above definitions finite jump discontinuities are allowed for extended concave and extended convex BESC-resistors.

The synthesis of extended concave and extended convex BESC-resistors is what this paper is mainly concerned with.

4.1.SYNTHESIS OF EXTENDED CONCAVE BESC-RESISTORS

<u>THEOREM 1</u>. Each extended concave SC-resistor described by a PL function, $f(\cdot)$, can be synthesized by N+1 linear capacitors, 2(N+1) analog switches, 2N+1 voltage reference levels, N analog comparators and

N "AND" gates, interconnected as is shown in Fig.5 and where

$$C_{j} = m_{j} - m_{j-1}$$
, for $j \neq 0$ (9)

$$C_{o} = m_{o} \tag{10}$$

$$E_{j}^{'} = E_{j}^{'} - \frac{f(E_{j}^{+}) - f(E_{j}^{-})}{C_{j}}$$
, for $j \neq 0$ (11)

$$E_{o}' = E_{1} - \frac{f(E_{1})}{C_{o}}$$
 (12)

<u>PROOF</u>: Let us show the Theorem inductively.Clearly,it is fulfilled in the case of a BESC-resistor with only one interval.Then,let us assume that it is valid for a BESC-resistor with N intervals.Under this circumstances, C_N in Fig.5 will be eliminated and the last capacitor of the circuit will be C_{N-1} .

Now we need to prove that the circuit in Fig.5 is also valid when we introduce a new interval.Of course, this interval will be the rightmost one and be represented by a breakpoint at $V^e = E_N$ and a slope of value m_N for the charge-voltage characteristic when $V^e > E_N$.

The global characteristic for the BESC-resistor outside the new interval is the same as before

$$\hat{\mathbf{I}}^{e} \Big|_{N+1} = \hat{\mathbf{I}}^{e} \Big|_{N} , \text{for } V^{e} < E_{N}$$
(13.a)

and inside it

$$\hat{I}^{e} \Big|_{N+1} = \hat{I}^{e} \Big|_{N} + (m_{N} - m_{N-1})(V^{e} - E_{N}) + \Delta_{N}, \text{ for } V^{e} > E_{N} \quad (13.b)$$
where $\hat{I}^{e} \Big|_{N}$ and $\hat{I}^{e} \Big|_{N+1}$ denote the port average currents for the BESC-resistors with N and N+1 intervals, respectively and where

Page 10

$$\Delta_{N} = f(E_{N}^{+}) - f(E_{N}^{-})$$
(13.c)

denotes the measure of the jump at $V^e = E_N$ on $f(V^e)$.

On the other hand, the introduction of a new interval means adding one capacitor, one comparator, one "AND" gate and two switches. The charge flowing through the new capacitor will be denoted by $\hat{T}_{C_N}^e$ and fulfills the following conditions

$$\widehat{\mathbf{I}}^{e} \Big|_{N+1} = \widehat{\mathbf{I}}^{e} \Big|_{N} + H_{N} \widehat{\mathbf{I}}^{e}_{C_{N}}$$
 (14.a)

$$\widehat{I}_{C_{N}}^{e} = C_{N}(V^{e} - E_{N})$$
(14.b)

where

$$H_{N} = \frac{1}{2} \{ 1 + sgn(V^{e} - E_{N}) \}$$
 (15.a)

and

$$sgn(x) = \begin{cases} 1 , x > 0 \\ -1 , otherwise \end{cases}$$
 (15.b)

After introducing (9) and (11) into (14.b) and then the resulting equation into (14.a), we obtain

$$\hat{\mathbf{I}}^{e} \Big|_{N+1} = \hat{\mathbf{I}}^{e} \Big|_{N} + H_{N} \{ (\mathbf{m}_{N} - \mathbf{m}_{N-1}) (\mathbf{V}^{e} - \mathbf{E}_{N}) + \Delta_{N} \}$$
(16)

which corresponds to either (13.a) or (13.b) depending on he sign of $V^e - E_N$. This means that the addition of C_N and the associated circuitry allows the N+1 interval to be implemented.[2] <u>REMARK 2</u>. An alternative implementation for extended concave BESC-resistors can be derived as shown in Fig.6. Theorem 1 is still valid for Fig.6.

4.2.SYNTHESIS OF EXTENDED CONVEX BESC-RESISTORS

<u>THEOREM 2.</u> Each extended convex BESC-resistor described by a piecewise-linear function $f(\cdot)$ with N+1 intervals can be synthesized by N+1 linear capacitors, 3N+2 analog switches, 2N+1 voltage reference levels, N analog comparators and N "NAND" gates interconnected as shown in Fig.7 and where

$$\frac{1}{m_{j}} = \frac{1}{m_{j}} - \frac{1}{m_{j-1}} , \text{ for } j \neq 0$$
 (17)

$$C_{o} = m_{o} \tag{18}$$

$$E'_{j} = -\frac{f(E'_{j})}{C_{j}} - \frac{\Delta_{j}}{m_{j}}, \text{ for } j \neq 0$$
 (19)

$$E_{0}' = E_{0} - \frac{f(E_{1}^{-})}{m_{0}}$$
(20)

<u>PROOF</u>. Let us prove this Theorem by following the same steps as in Theorem 1. The only significant difference is that variables related to the added capacitor, C_N , now satisfy the following equations:

$$v^{e}\Big|_{N+1} = v^{e}\Big|_{N} + H_{N}v^{e}C_{N}$$
(21)

$$V_{C_N}^{e} = \frac{\hat{I}^{e}}{C_N} + E_N'$$
(22)

where $V_{C_N}^e$ is the voltage across the capacitor C_N .

Using expressions (17) and (19) we finally obtain the global representation for the voltage corresponding to the last interval.

Page 12

4.3. COMPLEMENTARY BESC-RESISTORS

Extended concave and convex BESC-resistors , were treated separately in the previous sections as two unrelated classes of network elements. However, this two classes can be related by a simple geometrical transformation. Specifically, it is seen that when an extended convex (alternatively concave) characteristic is rotated 180° around the origin an extended concave (convex) characteristic is obtained. We can formalize this geometrical property by the following definition:

DEFINITION 5: Complementary BESC-resistors. Two BESC-resistors are said to be complementary if their respective characteristics can be reciprocally derived by making a rotation of 180° around the origin.

Clearly, given an extended concave (convex) BESC-resistor there always exists an extended convex (concave) one that is the complement of the other. We can put this fact to good use during the synthesis stage by applying the following Lemma:

LEMMA 1: Let us assume an extended concave (alternatively convex) BESC-resistor realized by the circuit in Fig.5 (Fig.7).Its complementary BESC-resistor can be implemented using the network in Fig.5(Fig.7) after making the following changes:

1)Interchanging input leads of each comparator.

2)Reversing the polarity of each reference voltage.

<u>PROOF</u>: Assume an arbitrary interval $H_j = (E_j, E_{j+1})$ lying between two adjacent breakpoints of the original characteristic. The corresponding interval of the complementary characteristic is $\overline{H}_j = (-E_{j+1}, -E_j)$. Let us now consider the behaviour of the original network for an input $V^e|_{H_j}$ inside H_j .Since $V^e|_{H_j} > E_k$ (k=1,2...j) and $V^e|_{H_j} < E_k$ (k=j+1,...N), the outputs of the comparators ranging from k=1 to j are at the high state while the ones remaining are at the low state.Thus, the original network is modelled during the even phase of the clock (operating phase) by one of the equivalent networks in Fig.8. From these networks we obtain the following equation describing the interval H_i :

$$\hat{\mathbf{I}}^{\mathbf{e}} \Big|_{\mathbf{H}_{\mathbf{j}}} = \mathbf{m}_{\mathbf{j}} \mathbf{v}^{\mathbf{e}} \Big|_{\mathbf{H}_{\mathbf{j}}} + \sum_{k=1}^{\mathbf{j}} \mathbf{a}_{k} \mathbf{E}_{\mathbf{k}}$$
(23)

where m_j is given either by $m_j = \Sigma C_j$ (Fig.8.a) or by $m_j = \Sigma C_j^{-1}$ (fig.8.b) and the a_k 's are real coefficients.

Consider next the behaviour of the complementary network for $V^e|_{\overline{H}_j} = -V^e|_{H_j} \in \overline{H}_j$. Taking into account point 1) of Lemma 1 and also that $-E_{j+1} < V^e|_{\overline{H}_j} < -E_j$, we conclude that the state of the comparators in the complementary network is the same as in the original one. Thus, the equivalent networks in Fig.8 can also be used for the complementary network provided that we change the sign of each reference voltage . With this change we obtain the following equation for the interval \overline{H}_j :

$$\hat{\mathbf{I}}^{\mathbf{e}} \Big|_{\overline{\mathbf{H}}_{j}} = \mathbf{m} \, \mathbf{V}^{\mathbf{e}} \Big|_{\overline{\mathbf{H}}_{j}} + \sum_{k=1}^{j} \mathbf{a}_{k} \left(-\mathbf{E}_{k}^{\dagger}\right)$$
(24)

where m_j and a_k are the same as in equation (23) because the networks in Fig.8 are linear. Combining (23) and (24) we obtain

Page 14

$$\begin{bmatrix} \mathbf{\hat{j}}^{e} \\ H_{\mathbf{j}} \\ V^{e} \\ H_{\mathbf{j}} \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix} \begin{bmatrix} \mathbf{\hat{j}}^{e} \\ H_{\mathbf{j}} \\ V^{e} \\ H_{\mathbf{j}} \end{bmatrix}$$
(25)

which corresponds to a rotation of 180°, as expected. [3]

It is interesting to note that from Theorems 1 and 2 and Lemma 1 it follows that any extended BESC-resistor (either concave or convex) can be realized by either a series capacitor configuration, or by a shunt capacitor configuration. For instance, the steps involved in designing an extended convex BESC-resistor using a parallel topology are as follows.First,we will obtain the complement of the given characteristic. Since this characteristic is concave, it can be realized by the circuit in Fig.5.Afterwards, the complementary network of the resulting circuit will be an implementation of the original convex characteristic.

4.4.SYNTHESIS OF REGIONAL SC-RESISTORS

As it was stated in equation (3), the behaviour of a regional BESC-resistor outside the interval in which it is regionalized [(a,b] in equation (3)] corresponds to an open circuit. Then, any extended concave (convex) BESC-resistor can be regionalised inside an arbitrary interval, $(E_h, E_k]$, by changing the logical control of switch S^e in Fig.5(Fig.7).We call the new switch S^e_{hk} and it must be controlled by making the "AND" operation between the clock phase and the output of two comparators, one which compares the input with E_h and the other which compares with E_k , as it is shown in Fig.9.

4.5.SYNTHESIS OF GENERAL PL MONOTONE BESC-RESISTORS

Let us assume a PL monotone BESC-resistor characterized by

$$\hat{\mathbf{f}}^{\mathbf{e}} = \mathbf{f}(\mathbf{V}^{\mathbf{e}}) \tag{26}$$

where $f(\cdot)$ contains N+l segments with breakpoints at $E_1, E_2, \ldots E_N$ and assuming that finite jump discontinuities are allowed. From the above paragraphs we can propose a method for synthesizing such an BESC-resistor, although it is neither concave nor convex.

LEMMA 2: Each PL monotone BESC-resistor can be synthesized by shunting regional concave and regional convex BESC-resistors.

the prove PROOF: A constructive procedure may be used to Lemma.Starting from the left, let us divide the characteristic $f(\cdot)$ into the smallest number of regions possible, all of them being either extended concave or extended convex. For each one of these regions let regional BESC-resistor whose characteristic us synthesize a corresponds exactly to $f(\cdot)$ inside that region. Then, shunt all of the global is clear that BESC-resistors.It these regional characteristic of the resulting network is equivalent to $f(\cdot)$.

It is important to mention that since each interval shares a breakpoint with its neighbors, the total number of comparators required to synthesize a monotone BESC-resistor is equal to the number of breakpoints.

5. APPLICATION TO NONMONOTONE BESC-RESISTORS

It is well-known from the Theory of Nonlinear Networks [11] that any nonmonotone "continuous-time" PL resistor can be realized by the appropriate interconnection of a monotone PL resistor and a negative one.It has been shown in [10] that the same technique can be used with BESC-resistors. In this paper we will only consider this classical approach. Thus, it will be enough for us to describe a procedure for designing negative-slope BESC-resistors.

Fig.10 shows the basic circuit for implementing a negative slope BESC-resistor.During the even phase the charge conservation equations are

$$V_1^e = 2V^e$$
 (27.a)

$$\widehat{\mathbf{I}}^{\mathbf{e}} = \mathbf{C}(\mathbf{V}^{\mathbf{e}} - \mathbf{V}^{\mathbf{e}}_{1}) \tag{27.b}$$

Substituting (27.a) into (27.b), we obtain

$$\hat{\mathbf{I}}^{\mathbf{e}} = -\mathbf{C}\mathbf{V}^{\mathbf{e}} \tag{28}$$

Since C is an arbitrary positive number and the circuit is voltage-controlled, we can synthesize an arbitrary nonmonotone PL BESC-resistor by shunting a suitable negative BESC-resistor to a monotone PL BESC-resistor.Guidelines for selecting both elements for a given nonmonotone characteristic are similar to the ones reported for "continuous-time" resistors [11].

6.SYNTHESIS OF TRANSFER CHARACTERISTICS USING BESC-RESISTORS

As it was previously stated in Section 3,BESC-resistors can be efficiently used to synthesize a transfer characteristic.As an example, consider Fig.ll where the following outputs can be obtained:

$$V_1^e(n) = V^e(n) + \frac{f\{V^e(n)\}}{C}$$
 (29.a)

Page 17

$$v_1^o(n+1/2) = \frac{f\{v^e(n)\}}{C}$$
 (29.b)

Thus, two nonlinear transfer characteristics are obtained, whose functional dependences upon V^e are directly related to the one describing the nonlinear BESC-resistor.

Observe that in Fig.ll the BESC-resistor is driven by a voltage source via the virtual ground of the operational amplifier Al. More general driving schemes must be considered carefully due to instability troubles provoked by the comparator delay. For instance, the simple SC nonlinear voltage divider shown in Fig.12 can perform in influence of those delays erroneous way due to the an [10].Fortunately, such troubles can be avoided by adding a memory device to each comparator output in Figs.5,6,7 and 9.Fig.13 depicts a practical way to do that. The block labelled "D" in this figure is a type D flip-flop which is trigered by the falling edge of the clock φ^e.

7. EXPERIMENTAL RESULTS.

The efficiency of the procedure developed in this papers has been checked by synthesizing different examples. Theorems 1 and 2 in conjunction with expression (29.b) were applied for implementing the TC plot characteristics shown in Fig.14.a and 15.a, respectively. The corresponding experimental results are shown in Fig.14.b and 15.b. On the other hand, Lemma 2 was applied in conjunction with equation (29.a) to synthesize the transfer characteristic shown in Fig.16.a. The experimental result is shown in Fig.16.b. In this figure, two residual traces due to the transient response of the comparators in each operating cycle can be observed.

The characteristic in Fig.17 is used to illustrate the use of complementary components. To this end, it is decomposed as shown in Fig.18.a shows a regional convex characteristic and is Fig.18. the network in Fig.19. On the other hand, the realized by characteristic in Fig.18.b is the complement of the one in Fig.18.a. Thus, it can be realized by Lemma 1 using the complementary network of the one in Fig.19. The complete realization is obtained by shunting the measured experimental networks.Fig.20 shows these two characteristic.

Finally, Fig.21 depicts an experimental absolute value characteristic. It was realized by shunting one positive and a one negative BESC-resistor and illustrates the design of nonmonotone elements. In all the experiments, discrete capacitors with a 10% tolerance and values ranging from lnF to 5nF were used. For the comparators we have utilized µA709 operational amplifiers. The remaining components were µA741 operational amplifiers, MC14066 analog switches and MC14011 NAND gates.

8.DISCUSSION OF RESULTS

We have introduced the concept of "BESC-resistor" as a basic Emphasis has building block for synthesizing SC nonlinear networks. been placed on the physical realization of transfer functions, the reason being twofold. First, this emphasis is in line with the general practice in SC filters, where only transfer characteristics are Secondly, as it was discussed in Section 3, the synthesis obtained. is characteristics using BESC-resistor driving-point of straigthforward requiring the use of mutators as it been has

Page 19

extensively shown in [10] .

The main result here is that we can implement any monotone TC plot by using monotone extended concave and extended convex BESC-resistors. Also, with the addition of the negative BESC-resistor the method is useful for synthesizing any nonmonotone TC.Moreover, since the absolute value function can be easily implemented (see Fig.19), extension of the procedure to multidimensional TC characteristics is straightforward in view of the technique given in [12]. REFERENCES

- [1].P.R.Gray, D.A.Hodges and R.W.Brodersen.: "ANALOG MOS INTEGRATED CIRCUITS".IEEE Press(edited).1980.
- [2].R.Gregorian, K.W.Martin and G.C.Temes: "SWITCHED-CAPACITOR CIRCUIT DESIGN".Proceedings of the IEEE, Vol.71, pp 941-966, August 1983.
- [3].D.J.Allstot and W.C.Black Jr.: "TECHNOLOGICAL DESIGN CONSIDERATIONS FOR MONOLITHIC MOS SWITCHED-CAPACITOR FILTERING SYSTEMS". Proceedings of the IEEE, Vol.71, pp 967-986, August 1983.
- [4].R.H.McCharles and D.A.Hodges: "CHARGE CIRCUITS FOR ANALOG LSI". <u>IEEE</u> <u>Trans.Circuits</u> and Systems, Vol.CAS-25, pp 490-497, July 1978.
- [5].B.J.Hosticka, U.Kleine, R.Schweer and W.Brockherde: "NONLINEAR ANALOG SWITCHED-CAPACITOR CIRCUITS (PART I and II)". Proceedings ISCAS-82, pp 729-732, 1982.
- [6].M.Yasumoto and T.Enomoto.:"INTEGRATED FOUR-QUADRANT ANALOGUE MULTI-PLIER USING SWITCHED-CAPACITOR TECHNIQUE".Elect.Letters,Vol.18,pp 769-771,September 1982.
- [7].D.Broadarac,D.Herbst,B.J.Hosticka and B.Hoefflinger.: "NOVEL SAMPLED -DATA MOS MULTIPLIER".Elect.Letters,Vol.18,pp229-230,March 1982.
- [8].K.Martin and A.Sedra.: "SWITCHED-CAPACITOR BUILDING BLOCKS FOR ADAP-TIVE SYSTEMS". IEEE Transaction on Circuits Syst., Vol.CAS-28, pp576-584, June 1981.
- [9].B.J.Hosticka and G.S.Moschytz: "PRACTICAL DESIGN OF SWITCHED-CAPACI TOR NETWORKS FOR INTEGRATED CIRCUIT IMPLEMENTATION". <u>Electronic Cir</u> cuits and Systems, Vol.3, pp 76-88, March 1979.
- [10].J.L.Huertas,L.O.Chua,A.Rodriguez-Vazquez,A.Rueda:"NONLINEAR SWIT-CHED-CAPACITOR NETWORKS:BASIC PRINCIPLES AND PIECEWISE-LINEAR DE-SIGN". Accepted for publication in the IEEE Transactions on Circuits and Systems.

- [11].L.O.Chua:"INTRODUCTION TO NONLINEAR NETWORK THEORY". McGraw-Hill, 1969.
- [12].L.O.Chua and S.Wong: "SYNTHESIS OF PIECEWISE-LINEAR 'NETWORKS".<u>Elec</u>tronic Circuits and Systems, Vol.2, pp 102-108, July 1978.
- [13].L.O.Chua and P.M.I.in: "COMPUTER-AIDED ANALYSIS OF ELECTRONIC CIR-CUITS".Prentice-Hall 1975.
- [14].A.Rodriguez-Vazguez: "NONLINEAR SWITCHED-CAPACITOR NETWORKS". PhD Dissertation, U. de Sevilla 1983 (in spanish).

CAPTIONS TO FIGURES

Figure 1:Switched-capacitor simulated resistor.

Figure 2:Circuit symbol for a BESC-resistor.

Figure 3:(a)Continuous-time nonlinear network to be simulated

(b)Simulation network using BESC-resistors.

Figure 4: Typical PL monotone characteristic.

Figure 5:Network realization for an extended concave BESC-resistor.

Figure 6:Alternative realization for an extended concave BESC-resistor.

Figure 7:Network realization for an extended convex BESC-resistor.

Figure 8: Equivalent networks during the even phase for:

(a)Extended concave BESC-resistors.

(b)Extended convex BESC-resistors.

Figure 9:Circuit used for regionalising a BESC-resistor.

Figure 10:Network realization for a negative slope BESC-resistor.

Figure ll:Transfer function realization using a grounded voltage-

controlled BESC-resistor.

Figure 12:Nonlinear SC voltage divider.

Figure 13: Example of a comparator with memory.

Figure 14:(a)Theoretical extended concave BESC-resistor characteristic.

(b)Experimental result.

vertical signal:V^o₂, scale lv/div (C =lnF)

horizontal signal:V^e ,scale 0.5v/div

Figure 15:(a)Theoretical extended convex BESC-resistor characteristic. (b)Experimental result.

vertical signal:V^o ,scale 0.5v/div (C =lnF)
horizontal signal:V^e ,scale 0.5v/div

Figure 16:(a)Theoretical PL monotone TC characteristic.

(b)Experimental result.

vertical signal:V^e, scale lv/div horizontal signal:V^e, scale 0.5v/div

Figure 17: Theoretical PL characteristic used for illustrating the

utilization of complementary elements.

Figure 18:Component curves for the characteristic in Fig.17.

Figure 19:Network realization for the characteristic in Fig.18.a.

Figure 20:Experimental result for the characteristic in Fig.17.

vertical signal:V⁰₂, scale lv/div (C =lnF)

horizontal signal:V^e, scale lv/div

Figure 21:Experimental absolute value characteristic.

vertical signal:V^o₂,scale lv/div horizontal signal:V^e,scale 2v/div





4.4

















Fig.5







Fig.7





••

Ň





¥6



١.













<u>Fig.13</u>

L.



44

14.a

1	1. 1. 1. 1.		<u> </u>			
						्राष्ट्र तेलः स्टुप्ति व्यक्तराज्य
and a s			1			
		- Carlos		North Al		19. 19. 19. 19. 19. 19.
-	All and a second			a filsa		
					×.	

Fig 14

<u>14.b</u>



44













<u>16.a</u>

F4



¥.4

-1.6



ve

1

a





Fig.20

