Catalog Description: CMOS devices and deep sub-micron manufacturing technology. CMOS inverters and complex gates. Modeling of interconnect wires. Optimization of designs with respect to a number of metrics: cost, reliability, performance, and power dissipation. Sequential circuits, timing considerations, and clocking approaches. Design of large system blocks, including arithmetic, interconnect, memories, and programmable logic arrays. Introduction to design methodologies, including laboratory experience.

Units: 4

Also Offered As: ELENG W241A

Prerequisites: MAS-IC students only.

Formats:
Summer: 4.5 hours of web-based lecture and 6.0 hours of web-based discussion per week
Fall: 3.0 hours of web-based lecture and 4.0 hours of web-based discussion per week
Spring: 3.0 hours of web-based lecture and 4.0 hours of web-based discussion per week

Grading Basis: Student Option

Final Exam Status: Yes

---

Links:

• EECS Course Archives (CalNet authentication required)
• CS enrollment policies
• EE enrollment policies
• HKN course maps