Layout Rule Spacing of Symbolic Integrated Circuit Artwork

Mark W. Bales

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M82/72

1982

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1982/Archive/ERL-m-82-72.pdf

BibTeX citation:

@techreport{Bales:M82/72,
    Author= {Bales, Mark W.},
    Title= {Layout Rule Spacing of Symbolic Integrated Circuit Artwork},
    Year= {1982},
    Month= {May},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1982/28542.html},
    Number= {UCB/ERL M82/72},
}

EndNote citation:

%0 Report
%A Bales, Mark W. 
%T Layout Rule Spacing of Symbolic Integrated Circuit Artwork
%I EECS Department, University of California, Berkeley
%D 1982
%@ UCB/ERL M82/72
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1982/28542.html
%F Bales:M82/72