On Estimating the Performance of VLSI Circuits

Clark D. Thompson and Prabhakar Raghavan

EECS Department, University of California, Berkeley

Technical Report No. UCB/CSD-83-138

1983

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1983/Archive/CSD-83-138.pdf

Metrics of energy, area, and time are defined for a graph-theoretic model of VLSI computation. A number of "technological constant factors" are introduced in order to take into account the effects of using different technologies for implementing logic circuits. Different constant factors are seen to be appropriate for different logic families. We examine seven such families: NMOS, CMOS, CMOS-SOS, I(squared)L, GaAs HEMT, Jj-CIL, and Jj-CS.

BibTeX citation:

@techreport{Thompson:CSD-83-138,
    Author= {Thompson, Clark D. and Raghavan, Prabhakar},
    Title= {On Estimating the Performance of VLSI Circuits},
    Year= {1983},
    Month= {Sep},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1983/6345.html},
    Number= {UCB/CSD-83-138},
    Abstract= {Metrics of energy, area, and time are defined for a graph-theoretic model of VLSI computation. A number of "technological constant factors" are introduced in order to take into account the effects of using different technologies for implementing logic circuits. Different constant factors are seen to be appropriate for different logic families. We examine seven such families: NMOS, CMOS, CMOS-SOS, I(squared)L, GaAs HEMT, Jj-CIL, and Jj-CS.},
}

EndNote citation:

%0 Report
%A Thompson, Clark D. 
%A Raghavan, Prabhakar 
%T On Estimating the Performance of VLSI Circuits
%I EECS Department, University of California, Berkeley
%D 1983
%@ UCB/CSD-83-138
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1983/6345.html
%F Thompson:CSD-83-138