High-Speed Clock Recovery in VLSI Using Hybrid Analog/Digital Techniques

Beomsup Kim

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M90/50

1990

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1990/Archive/ERL-90-50.pdf

Advisors: Paul R. Gray

BibTeX citation:

@phdthesis{Kim:M90/50,
    Author= {Kim, Beomsup},
    Title= {High-Speed Clock Recovery in VLSI Using Hybrid Analog/Digital Techniques},
    School= {EECS Department, University of California, Berkeley},
    Year= {1990},
    Month= {Jun},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1990/1503.html},
    Number= {UCB/ERL M90/50},
}

EndNote citation:

%0 Thesis
%A Kim, Beomsup 
%T High-Speed Clock Recovery in VLSI Using Hybrid Analog/Digital Techniques
%I EECS Department, University of California, Berkeley
%D 1990
%@ UCB/ERL M90/50
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1990/1503.html
%F Kim:M90/50