Techniques for IC Symbolic Layout and Compaction

Jeffrey L. Burns

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M90/103

1990

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1990/Archive/ERL-90-103.pdf

Advisors: A. Richard Newton

BibTeX citation:

@phdthesis{Burns:M90/103,
    Author= {Burns, Jeffrey L.},
    Title= {Techniques for IC Symbolic Layout and Compaction},
    School= {EECS Department, University of California, Berkeley},
    Year= {1990},
    Month= {Nov},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1990/1634.html},
    Number= {UCB/ERL M90/103},
}

EndNote citation:

%0 Thesis
%A Burns, Jeffrey L. 
%T Techniques for IC Symbolic Layout and Compaction
%I EECS Department, University of California, Berkeley
%D 1990
%@ UCB/ERL M90/103
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1990/1634.html
%F Burns:M90/103