Mandayam Thondanur Raghunath and Abhiram Ranade

EECS Department, University of California, Berkeley

Technical Report No. UCB/CSD-93-725

, 1993

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1993/CSD-93-725.pdf

A central problem in building large scale parallel machines is the design of the interconnection network. Interconnection network design is largely constrained by packaging technology. We start with a generic set of packaging restrictions and evaluate different network organizations under a random traffic model. Our results indicate that customizing the network topology to the packaging constraints is useful. Some of the general principles that arise out of this study are: 1) Making the networks denser at the lower levels of the packaging hierarchy has a significant positive impact on global communication performance, 2) It is better to organize a fixed amount of communication bandwidth as a smaller number of high bandwidth channels, 3) For shared memory based communication primitives it is better to make the number of memory modules smaller than the number of processors and 4) Providing the processors with the ability to tolerate latencies (by using multithreading) is very useful in improving performance.

---

BibTeX citation:

@techreport{Raghunath:CSD-93-725,
    Author= {Raghunath, Mandayam Thondanur and Ranade, Abhiram},
    Title= {Customizing Interconnection Networks to Suit Packaging Hierarchies},
    Year= {1993},
    Month= {Oct},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1993/6036.html},
    Number= {UCB/CSD-93-725},
    Abstract= {A central problem in building large scale parallel machines is the design of the interconnection network. Interconnection network design is largely constrained by packaging technology. We start with a generic set of packaging restrictions and evaluate different network organizations under a random traffic model. Our results indicate that customizing the network topology to the packaging constraints is useful. Some of the general principles that arise out of this study are: 1) Making the networks denser at the lower levels of the packaging hierarchy has a significant positive impact on global communication performance, 2) It is better to organize a fixed amount of communication bandwidth as a smaller number of high bandwidth channels, 3) For shared memory based communication primitives it is better to make the number of memory modules smaller than the number of processors and 4) Providing the processors with the ability to tolerate latencies (by using multithreading) is very useful in improving performance.},
}

EndNote citation:

%0 Report
%A Raghunath, Mandayam Thondanur 
%A Ranade, Abhiram 
%T Customizing Interconnection Networks to Suit Packaging Hierarchies
%I EECS Department, University of California, Berkeley
%D 1993
%@ UCB/CSD-93-725
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1993/6036.html
%F Raghunath:CSD-93-725