A High-Speed Parallel Pipeline A/D Converter Technique in CMOS

Cormac S. G. Conroy

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M94/9

1994

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1994/Archive/ERL-94-9.pdf

Advisors: Paul R. Gray

BibTeX citation:

@phdthesis{Conroy:M94/9,
    Author= {Conroy, Cormac S. G.},
    Title= {A High-Speed Parallel Pipeline A/D Converter Technique in CMOS},
    School= {EECS Department, University of California, Berkeley},
    Year= {1994},
    Month= {Feb},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1994/2504.html},
    Number= {UCB/ERL M94/9},
}

EndNote citation:

%0 Thesis
%A Conroy, Cormac S. G. 
%T A High-Speed Parallel Pipeline A/D Converter Technique in CMOS
%I EECS Department, University of California, Berkeley
%D 1994
%@ UCB/ERL M94/9
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1994/2504.html
%F Conroy:M94/9