Logic Synthesis for Large Pass Transistor Circuits

P. Buch and A. Narayan and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M97/26

1997

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/Archive/ERL-97-26.pdf

BibTeX citation:

@techreport{Buch:M97/26,
    Author= {Buch, P. and Narayan, A. and Newton, A. Richard and Sangiovanni-Vincentelli, Alberto L.},
    Title= {Logic Synthesis for Large Pass Transistor Circuits},
    Year= {1997},
    Month= {Apr},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3217.html},
    Number= {UCB/ERL M97/26},
}

EndNote citation:

%0 Report
%A Buch, P. 
%A Narayan, A. 
%A Newton, A. Richard 
%A Sangiovanni-Vincentelli, Alberto L. 
%T Logic Synthesis for Large Pass Transistor Circuits
%I EECS Department, University of California, Berkeley
%D 1997
%@ UCB/ERL M97/26
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3217.html
%F Buch:M97/26