High-Level Estimation and Synthesis Techniques for Low-Power Design

Renu Mehra

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M97/37

1997

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/Archive/ERL-97-37.pdf

Advisors: Jan M. Rabaey

BibTeX citation:

@phdthesis{Mehra:M97/37,
    Author= {Mehra, Renu},
    Title= {High-Level Estimation and Synthesis Techniques for Low-Power Design},
    School= {EECS Department, University of California, Berkeley},
    Year= {1997},
    Month= {May},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3243.html},
    Number= {UCB/ERL M97/37},
}

EndNote citation:

%0 Thesis
%A Mehra, Renu 
%T High-Level Estimation and Synthesis Techniques for Low-Power Design
%I EECS Department, University of California, Berkeley
%D 1997
%@ UCB/ERL M97/37
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3243.html
%F Mehra:M97/37