Using Combinational Verification for Sequential Circuits

R.K. Ranjan and V. Singhal and F. Somenzi and Robert K. Brayton

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M97/77

1997

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/Archive/ERL-97-77.pdf

BibTeX citation:

@techreport{Ranjan:M97/77,
    Author= {Ranjan, R.K. and Singhal, V. and Somenzi, F. and Brayton, Robert K.},
    Title= {Using Combinational Verification for Sequential Circuits},
    Year= {1997},
    Month= {Oct},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3318.html},
    Number= {UCB/ERL M97/77},
}

EndNote citation:

%0 Report
%A Ranjan, R.K. 
%A Singhal, V. 
%A Somenzi, F. 
%A Brayton, Robert K. 
%T Using Combinational Verification for Sequential Circuits
%I EECS Department, University of California, Berkeley
%D 1997
%@ UCB/ERL M97/77
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3318.html
%F Ranjan:M97/77