Nano-Scaled Logic and Memory Devices: Modeling and Fabrication

Peiqi Xuan

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M04/13

2003

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/2003/Archive/ERL-04-13.pdf

Advisors: Jeffrey Bokor

BibTeX citation:

@phdthesis{Xuan:M04/13,
    Author= {Xuan, Peiqi},
    Title= {Nano-Scaled Logic and Memory Devices: Modeling and Fabrication},
    School= {EECS Department, University of California, Berkeley},
    Year= {2003},
    Month= {Dec},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2003/4212.html},
    Number= {UCB/ERL M04/13},
}

EndNote citation:

%0 Thesis
%A Xuan, Peiqi 
%T Nano-Scaled Logic and Memory Devices: Modeling and Fabrication
%I EECS Department, University of California, Berkeley
%D 2003
%@ UCB/ERL M04/13
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/2003/4212.html
%F Xuan:M04/13