Zhaokai Liu

EECS Department, University of California, Berkeley

Technical Report No. UCB/EECS-2020-109

May 29, 2020

http://www2.eecs.berkeley.edu/Pubs/TechRpts/2020/EECS-2020-109.pdf

Among different ADC architectures, the successive approximation register (SAR) ADC has a flexible architecture, high power efficiency and is suitable for the digital CMOS process. Its building blocks rely on MOS switches and latches, which makes it strongly benefits from technology scaling. Time-interleaving (TI) architectures can provide a higher sampling rate because they help relax the power-speed trade-offs of ADCs. Therefore, combining SAR with time-interleaving becomes a good solution to many digital signal processing applications that require power-efficient analog-to-digital conversion. Based on Berkeley Analog Generator (BAG), a time-interleaved SAR ADC generator has been implemented in different technologies. To explore the design flow using circuit generators, this report discusses the working principle and implementation of time-interleaved SAR ADC. A test chip has been taped out in Intel22nm FFL process, containing 6 different versions of ADCs. In each design, a 9-bit 16-way TI-SAR ADC samples at 10GS/s with a memory block storing the digitized result from ADC.

Advisors: Borivoje Nikolic

---

BibTeX citation:

@mastersthesis{Liu:EECS-2020-109,
    Author= {Liu, Zhaokai},
    Editor= {Nikolic, Borivoje and Stojanovic, Vladimir},
    Title= {Time-interleaved SAR ADC Design Using Berkeley Analog Generator},
    School= {EECS Department, University of California, Berkeley},
    Year= {2020},
    Month= {May},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2020/EECS-2020-109.html},
    Number= {UCB/EECS-2020-109},
    Abstract= {Among different ADC architectures, the successive approximation register (SAR) ADC has a flexible architecture, high power efficiency and is suitable for the digital CMOS process. Its building blocks rely on MOS switches and latches, which makes it strongly benefits from technology scaling. Time-interleaving (TI) architectures can provide a higher sampling rate because they help relax the power-speed trade-offs of ADCs. Therefore, combining SAR with time-interleaving becomes a good solution to many digital signal processing applications that require power-efficient analog-to-digital conversion. Based on Berkeley Analog Generator (BAG), a time-interleaved SAR ADC generator has been implemented in different technologies. To explore the design flow using circuit generators, this report discusses the working principle and implementation of time-interleaved SAR ADC. A test chip has been taped out in Intel22nm FFL process, containing 6 different versions of ADCs. In each design, a 9-bit 16-way TI-SAR ADC samples at 10GS/s with a memory block storing the digitized result from ADC.},
}

EndNote citation:

%0 Thesis
%A Liu, Zhaokai 
%E Nikolic, Borivoje 
%E Stojanovic, Vladimir 
%T Time-interleaved SAR ADC Design Using Berkeley Analog Generator
%I EECS Department, University of California, Berkeley
%D 2020
%8 May 29
%@ UCB/EECS-2020-109
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/2020/EECS-2020-109.html
%F Liu:EECS-2020-109