A Data-Driven Multiprocessor Architecture for High Throughput Digital Signal Processing

Alfred K.-W. Yeung

EECS Department, University of California, Berkeley

Technical Report No. UCB/ERL M95/54

1995

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1995/Archive/ERL-95-54.pdf

Advisors: Jan M. Rabaey

BibTeX citation:

@phdthesis{Yeung:M95/54,
    Author= {Yeung, Alfred K.-W.},
    Title= {A Data-Driven Multiprocessor Architecture for High Throughput Digital Signal Processing},
    School= {EECS Department, University of California, Berkeley},
    Year= {1995},
    Month= {Jul},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1995/2813.html},
    Number= {UCB/ERL M95/54},
}

EndNote citation:

%0 Thesis
%A Yeung, Alfred K.-W. 
%T A Data-Driven Multiprocessor Architecture for High Throughput Digital Signal Processing
%I EECS Department, University of California, Berkeley
%D 1995
%@ UCB/ERL M95/54
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1995/2813.html
%F Yeung:M95/54