Torrent Architecture Manual

Krste Asanović and David Johnson

EECS Department, University of California, Berkeley

Technical Report No. UCB/CSD-97-930

1997

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/Archive/CSD-97-930.pdf

This manual contains the specification of the Torrent Instruction Set Architecture (ISA). Torrent is a vector ISA designed for digital signal processing applications. Torrent is based on the 32-bit MIPS-II ISA, and this manual is intended to be read as a supplement to the book "MIPS RISC Architecture" by Kane and Heinrich. Torrent is the ISA of the T0 vector microprocessor which is described in the separate "T0 Engineering Data" technical report.

BibTeX citation:

@techreport{Asanović:CSD-97-930,
    Author= {Asanović, Krste and Johnson, David},
    Title= {Torrent Architecture Manual},
    Year= {1997},
    Month= {Jan},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/5413.html},
    Number= {UCB/CSD-97-930},
    Abstract= {This manual contains the specification of the Torrent Instruction Set Architecture (ISA). Torrent is a vector ISA designed for digital signal processing applications. Torrent is based on the 32-bit MIPS-II ISA, and this manual is intended to be read as a supplement to the book "MIPS RISC Architecture" by Kane and Heinrich. Torrent is the ISA of the T0 vector microprocessor which is described in the separate "T0 Engineering Data" technical report.},
}

EndNote citation:

%0 Report
%A Asanović, Krste 
%A Johnson, David 
%T Torrent Architecture Manual
%I EECS Department, University of California, Berkeley
%D 1997
%@ UCB/CSD-97-930
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/5413.html
%F Asanović:CSD-97-930