Automated Design for Current-Mode Pass-Transistor Logic Blocks

Matthew David Pierson

EECS Department, University of California, Berkeley

Technical Report No. UCB/EECS-2007-70

May 19, 2007

This publication is archived. It is kept only for reference purposes, so it is no longer being updated and may not meet accessibility standards. If you need this content in a different format, please email webteam@eecs.berkeley.edu.

http://www2.eecs.berkeley.edu/Pubs/TechRpts/2007/Archive/EECS-2007-70.pdf

Advisors: Jan M. Rabaey

BibTeX citation:

@mastersthesis{Pierson:EECS-2007-70,
    Author= {Pierson, Matthew David},
    Title= {Automated Design for Current-Mode Pass-Transistor Logic Blocks},
    School= {EECS Department, University of California, Berkeley},
    Year= {2007},
    Month= {May},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2007/EECS-2007-70.html},
    Number= {UCB/EECS-2007-70},
}

EndNote citation:

%0 Thesis
%A Pierson, Matthew David 
%T Automated Design for Current-Mode Pass-Transistor Logic Blocks
%I EECS Department, University of California, Berkeley
%D 2007
%8 May 19
%@ UCB/EECS-2007-70
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/2007/EECS-2007-70.html
%F Pierson:EECS-2007-70