Benyuanyi Liu

EECS Department, University of California, Berkeley

Technical Report No. UCB/EECS-2024-106

May 15, 2024

http://www2.eecs.berkeley.edu/Pubs/TechRpts/2024/EECS-2024-106.pdf

In this thesis, the PLL design for FMCW radar systems is illustrated. The FMCW radar imposes requirements on the PLL-based chirp generator in several aspects. Both the phase noise and the bandwidth of the PLL influence the measurement accuracy and r esolution of the radar. The phase noise should be minimized, given a certain power consumption, and the bandwidth needs to be matched with the FMCW chirp slope to achieve better linearity.

For system-level design, unlike PLLs for other applications, the output of the chirp generator PLL is always changing. In many applications, such as precision measurement, the output never truly settles at each step. This necessitates careful modeling of the loop dynamics. In this thesis, conventional PLL phase noise and settling time models are presented and adapted for the chirp generator. However, these models are insufficient fo r op timizing the design. Therefore, a more accurate time-domain model for calculating the chirp is proposed. This model aids in designing the PLL bandwidth, calculating the acceptable chirp slope for a given PLL, and computing the dynamic phase noise. To the best of our knowledge, this is the first r elatively accurate model for the entire chirp generation process.

For the design of circuit blocks, the frequency division modules, which include a dualmodulus divider and a Delta-Sigma Modulator, are presented. For the high-frequency circuit, an analytical model and a corresponding design methodology are proposed. The PLL has been taped-out, and measurements will be conducted to confirm the performance and design methodology.

Advisors: Ali Niknejad

---

BibTeX citation:

@phdthesis{Liu:EECS-2024-106,
    Author= {Liu, Benyuanyi},
    Editor= {Niknejad, Ali and Shao, Sophia and Lin, Liwei},
    Title= {PLL Design for FMCW Radar Systems},
    School= {EECS Department, University of California, Berkeley},
    Year= {2024},
    Month= {May},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2024/EECS-2024-106.html},
    Number= {UCB/EECS-2024-106},
    Abstract= {In this thesis, the PLL design for FMCW radar systems is illustrated. The FMCW radar imposes requirements on the PLL-based chirp generator in several aspects. Both the phase noise and the bandwidth of the PLL influence the measurement accuracy and r esolution of the radar. The phase noise should be minimized, given a certain power consumption, and the bandwidth needs to be matched with the FMCW chirp slope to achieve better linearity.

For system-level design, unlike PLLs for other applications, the output of the chirp generator PLL is always changing. In many applications, such as precision measurement, the output never truly settles at each step. This necessitates careful modeling of the loop dynamics. In this thesis, conventional PLL phase noise and settling time models are presented and adapted for the chirp generator. However, these models are insufficient fo r op timizing the design. Therefore, a more accurate time-domain model for calculating the chirp is proposed. This model aids in designing the PLL bandwidth, calculating the acceptable chirp slope for a given PLL, and computing the dynamic phase noise. To the best of our knowledge, this is the first r elatively accurate model for the entire chirp generation process.

For the design of circuit blocks, the frequency division modules, which include a dualmodulus divider and a Delta-Sigma Modulator, are presented. For the high-frequency circuit, an analytical model and a corresponding design methodology are proposed. The PLL has been taped-out, and measurements will be conducted to confirm the performance and design methodology.},
}

EndNote citation:

%0 Thesis
%A Liu, Benyuanyi 
%E Niknejad, Ali 
%E Shao, Sophia 
%E Lin, Liwei 
%T PLL Design for FMCW Radar Systems
%I EECS Department, University of California, Berkeley
%D 2024
%8 May 15
%@ UCB/EECS-2024-106
%U http://www2.eecs.berkeley.edu/Pubs/TechRpts/2024/EECS-2024-106.html
%F Liu:EECS-2024-106